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Abstract 
 Distributed generation (DG) is being employed as a means of achieving 
increased reliability for electrical power systems as regarded by consumers. As the 
most of DG technologies utilize renewable sources, the power electronic interface 
plays a vital role to match the characteristics of a DG unit with the grid 
requirements.  
In this thesis, a voltage source converter (VSC) is considered as a front end for a 
DG unit that utilizes a variable speed wind turbine. The control of the 
voltage/current is considered the most important part when implementing the 
interface. In order to obtain a high bandwidth, a vector current controller (VCC) is 
developed for the VSC connected to the grid through a filter inductor. The VSC 
system is simulated and examined in case of voltage dips. The VCC has proven to 
work adequately in case of balanced dips. However, most faults are unbalanced 
resulting in unbalanced voltage dips on the VSC terminals. Hence, the VCC had to 
be modified to give a better performance in case of grid voltage imbalance. 
The dual vector current controller (DVCC) has been implemented to enhance the 
performance in case of unbalanced voltage dips. Two methods are proposed and 
compared to calculate the current references used by the controller. They depend on 
how the oscillating power, which is the power at double the fundamental frequency 
that is produced due to unbalanced faults, is compensated. The system is examined 
for all possible voltage dips. Design equations are derived to calculate the maximum 
current that the VSC switches should hold in case of different dips. Moreover, a case 
study is presented at which a design criterion, based on the knowledge of wind 
statistics at a specific site, is introduced to give the DG the capability to ride-through 
faults. 
 The controller is then modified to control a VSC connected to the grid through 
an inductor-capacitor-inductor (LCL-) filter, which has the advantage of eliminating 
the higher harmonics in the grid current. The VSC connected to a weak grid through 
an LCL-filter is also considered in the thesis. The voltage regulation limits are 
calculated and the controller is tested in case of the load connection/disconnection 
and balanced voltage dips. 
 
 
Keywords: distributed generation, harmonics, L-filter, LCL-filter, power quality, 
strong grid, vector control, voltage dips, voltage regulation, VSC, weak grid. 
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1. Introduction 
1.1 Background 
One of the fundamental laws of physics states that the energy in a closed system 
is conserved but may transform from one form to another. The global increase in 
fossil energy consumption leading to environmental problems, such as greenhouse 
gas emission, is a direct proof for this law. Since the production of electrical energy 
consumes a large part of the total worldwide fossil energy reserve, the traditional 
power systems should change to meet environmental and social concerns.  
Traditional power systems implement large power generation plants located 
geographically and produce most of the power that is then transmitted toward large 
consumption centres and then distributed between different customers. This 
construction has started to change towards new scenarios at which distributed 
generation (DG) units are spread over distribution networks, as shown in Fig. 1.1 for 
two possible locations. These DGs utilize renewable resources such as wind 
turbines, photovoltaics, fuel cells, biomass, small hydro-plants, … etc.  Beside their 
environmental benefits, DGs offer a cheap way into market since they do not suffer 
huge transmission losses and the surplus heat may be used in useful purposes such 
as water heating [1]. Moreover they present reliable and uninterruptible source for 
the customers [2].  
The main disadvantage of implementing renewable sources, beside the high 
capital cost, is the daily and seasonal pattern of the energy. However due to the 
advances in power electronics, which plays a vital role to match the characteristics 
of the DG units and the requirements of the grid connection, a large number of DG 
is being developed in the distribution level [3]. Moreover, a common case where DG 
is effective and economical occurs when it helps to supply load during contingencies 
until the utility can build additional delivery capacity [2]. These DGs, besides 
helping the grid through increasing the feeders’ capacity, can enhance the reliability 
from the consumer point of view (as it will be investigated through the thesis). 
Reliability here means either the number or duration of service interruptions to 
consumers. 
The massive expansion of DGs is, to a large extent, due to political decisions in 
many countries. For instance, the Swedish government has introduced new 
legislation with effect from 1st May 2003 (2003:113), which intended to encourage 
and increase the proportion of electricity produced from renewable resources [4]. 
This law has confirmed previous guidelines given by the Swedish Parliament in 
1991 and 1997, which aims to phase out at a slow rate the nuclear power production 
so that the need for electrical energy can be met without risking employment and 
welfare. Accordingly, the first nuclear reactor of Barsebäck was shut down on 30th 
of November 1999 [5].  
Chapter 1 Introduction  
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Fig. 1.1 Traditional power system (left) and penetration of distributed generator (right). 
The arrows present the power flow direction. 
Even though large-scale implementation of DG has several driving forces as 
mentioned above, there are major challenges concerning network interconnection 
issues that have to be solved [6], [7]. Grid connection of DGs is considered from 
two main prospective: utility prospective and customer prospective, in addition to 
commercial power producer prospective that is mainly affected by political laws. 
The impact of DGs on power system is studied in a parallel research carried out 
by a colleague. The main interests may include: 
• Voltage profile along feeders due to the penetration of DGs; 
• Optimum allocation of DG units, which permits the best location of 
generators to be found so that the power losses in the distribution network are 
minimized [8]; 
• Load forecast, since using DGs masks the true load growth that may 
eventually lead to problems in case of DGs disconnected for some reasons [2];   
• The effect on power quality; 
• Fault contribution of DG sources; 
• Protection coordination on feeders with DG sources; 
• The impact on power system dynamics; 
• Impact of increased DGs in weak networks. 
The impact of power system on DG and customers is investigated through the 
thesis from the point of view of power electronics. The main interests may include: 
• Improving reliability during power disturbances; 
• Voltage and/or frequency regulation in weak networks; 
• Efficient use of the energy sources; 
• Improving power quality to customers; 
• Problems due to the interaction between the power electronics interface of 
different DGs and the grid (e.g. increased harmonic, network resonance, … etc.) 
[9]-[10]; 
• Proper design of power electronics controllers to minimize system transients 
and prevent resonance. 
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1.2 Power electronics interface for DGs with wind power 
source 
Since the fastest growing renewable energy source is the wind power [11]-[12], 
the main focus here will be on DGs utilizing wind energy sources. Basically, the 
electrical systems of these DGs are divided into three categories [3]:  
• Systems without power electronics, at which a fixed speed wind turbines are 
connected to the grid through induction generators; 
• Systems with partially rated power electronics interface; 
• Systems with full-scale power electronics interface.  
Variable speed wind turbines are utilized in systems with power electronics 
interface. Normally, these turbines are controlled in such a way to capture the 
maximum power by varying the rotor speed. They have the advantages of reducing 
stresses of the mechanical structure and acoustic noise reduction [5]. 
Wind turbines with partially rated power electronics interface have the 
advantages of reduced switching losses over full rated ones. However, in full-scale 
power electronics interface the main advantages are that the generator is decoupled 
from the grid through the DC-link and the power converter at the grid side enables a 
fast control over active and reactive powers [3]. 
A typical variable speed wind turbine system with full-scale power converters is 
shown in Fig. 1.2, at which the wind turbine is connected through a gear-box to an 
induction generator (G). The benefit of using the induction generator instead of 
synchronous generator is to reduce the system size since the latter needs a small 
power converter for field excitation. The output of the generator is then rectified and 
the resulting power is transferred through a DC link to a voltage source converter. 
Voltage source converters (VSCs) implementing isolated gate bipolar transistor 
(IGBT) switches that are controlled by pulse width modulation (PWM) are used on 
the grid side for their high controllability and power quality [20]. However, the 
drawback of using VSCs is their sensitivity to voltage disturbances, e.g. voltage dips 
[20].  Typically, filter inductors (L-filters) are used to minimize the current 
harmonics injected into the grid. However the use of inductor-capacitor-inductor 
filters (LCL-filters) produces almost pure sinusoidal currents at the expense of more 
complicated control system, as it will be shown through the thesis. 
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Fig. 1.2 Variable speed wind turbine system with full-scale power converters. 
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1.3 Power quality and system reliability 
Power quality is an issue that is becoming increasingly important to electricity 
consumers at all levels of usage, since sensitive equipment and non-linear loads are 
now more common in both the industrial/commercial sectors and domestic 
environment [15]. Distributed generation can mitigate the majority of these 
problems by locally providing power to critical loads [7]. Definitions of the most 
common power quality problems, as given in [15] and [16], are: 
• A voltage dip is a reduction in the RMS voltage in the range from 0.1 to 0.9 
p.u. of the nominal voltage for duration greater than half cycle and less than 
one minute; 
• A voltage swell is an increase in the RMS voltage in the range of 1.1 to 1.8 
p.u. of the nominal voltage; 
• Harmonics are periodic sinusoidal distortions of either the supply voltage or 
load current; 
• Flicker is a term used to describe the visual effect of small voltage variations 
on electrical lighting equipment. Note that the maximum human sensibility 
occurs between 0.5 and 30 Hz; 
• Voltage imbalance is the deviation in phase and/or magnitude in one or more 
of the phases of three-phase supply from the ideal waveform; 
• A Transient is an undesirable momentary deviation of the supply voltage or 
load current. 
For a VSC (the front end of a DG unit), a sudden decrease in the grid voltage 
normally causes an increase in the grid side current, as the control attempts at 
maintaining the power to the DC link constant. This can lead to tripping of the 
converter because of overcurrent, in order to protect the VSC switches. Moreover, 
most faults are unbalanced and result in unbalanced dips, which produce undesirable 
power oscillations of low-order frequencies resulting in current harmonics and poor 
DC-link voltage regulation [20]. Ultimately, this can also lead to tripping of the 
converter due to DC overvoltage. When a large amount of DGs are installed in the 
grid, it becomes unacceptable to disconnect generation units every time a 
disturbance occurs. Moreover, since the main interest, in this thesis, is to enhance 
the reliability of the electric power system as regarded by customers, the focus here 
will be on voltage dips and load current harmonics. 
1.4 Voltage dips 
A voltage dip is the voltage experienced at the end user terminals mainly due to a 
short circuit fault at a certain point in the electrical network. It can also happen due 
to motor starting or overloads. In spite of short duration, between one cycle and 
several seconds, voltage dips can have a destructive effect on sensitive equipment, 
especially electronic devices [2], [14]. The equipment may also fail due to one or 
more of the following reasons [16]: 
• There is not enough voltage on the AC power system to provide the energy 
that the equipment needs. However this problem is very subtle for very short 
duration voltage dips; 
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• Protection tripping (undervoltage, overcurrent or imbalance); 
• Quick acting relay typically exists in emergency off (EMO) circuits, which 
operates very quickly and then it may operate due to a short duration voltage 
dip and unnecessary shut the whole system;  
• Incorrectly trip of a reset circuit at the end of the dip. Reset circuits may 
exist in some electronic equipment for resetting the output at the start. 
To deeply study the effect of voltage dips on DGs, the dip classification found in 
[17] has been adopted and used throughout this work.  
1.4.1 Voltage dips classification 
Starting from the different types of faults that can occur in a power system, a 
classification of voltage dips has been accomplished in [17]. It depends on how the 
load is connected and how the windings of the supplying transformer are connected. 
According to this classification, there are seven types of dips designated with the 
letters “ A”  to “ G” . The system in Fig. 1.3 has been used to quantify the magnitude 
of a voltage dip in a radial system. In this system, the fault occurs at a remote 
distance from bus 2 and the load, which could be the DG (as in the thesis), is 
connected at bus 3. Two impedances are connected to bus 2: the impedance of the 
system, denoted by ZS, which represents Thevinin’s equivalent impedance of the 
power system, and the fault impedance ZF. The load is connected through a 
transformer to bus 2, at which the voltage, in p.u., is given by: 
                                                                                                          
F
dip
F S
Z
V
Z Z
=
+
                (1-1)
   
assuming that the pre-fault voltage is taken as reference and equal to 1 p.u. This 
typically means that voltage dips originated in the transmission system are shallow 
(since Zs is small), while voltage dips originated at distribution level can be deep.   
 
Z
S
1
Z
F
Load
2 3
 
Fig. 1.3 General single-line model for dips classification. 
  
If first it is assumed that the X/R ratio of the impedances ZS and ZF is the same, 
then Vdip (or Edip) has zero phase angle. The resulting voltage dip at bus 3 can be of 
type “ A” , which represents a three-phase balanced fault, or any of the six 
unbalanced types denoted with letters “ B”  through “ G”  and reported in Fig. 1.4. 
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E3,dip
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Fig. 1.4 Voltage dip classification from “B” to “G”. Phasors of three phase voltage 
before (dotted) and during fault (solid) are displayed. 
The transformer that supplies the load can be one of the following types: 
Type 1: transformers that do not change anything to voltages (e.g. star grounded/star 
grounded). 
Type 2: transformers that blocks the zero-sequence voltage (e.g. Y/Y with at least 
one not grounded or D/Z). 
Type 3: transformers that swap line and phase voltages (e.g. D/Y, Y/D, Y/Z). 
According to the transformer type, the dip may change from one type to another 
(seen at bus 3), as listed in Table 1-1. Since the transformer between the load and 
bus 2 is mainly D/Y (type 3), the following five types at the equipment terminals are 
normally found: 
• Type A, due to three-phase fault; 
• Type C and type D, due to single phase and double phase faults; 
• Type F and G, due to double phase to ground faults. 
Note, however, that the load can in principle be subjected to dips of type “ B”  and 
“ E”  if the fault occurs at the same voltage level as the load or at the transformer bus 
with transformer type 1. Hence, all voltage dip types will be considered in the 
proceeding chapters. 
 
Table 1-1 Voltage dips classification as seen at bus 3 in Fig. 1.3. 
 
Dip on the primary side 
Dip type A B C D E F G 
 
Three-
phase 
 
Single 
phase 
Phase-
to-phase 
Phase-
to-phase 
(∆ load) 
2Phase-
to-
ground 
2Phase-
to-
ground 
(∆ load) 
 
Type 1 A B C D E F G 
Type 2 A D* C D G F G 
Type 3 A C* D C F G F 
Fault  type 
TR  
 type 
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The superscript * in Table 1-1 indicates that the dip magnitude is not equal to Vdip 
but equal to dip
1 2
3 3
V+ . 
1.4.2 Dips associated with phase angle jump 
If the X/R ratio for ZS and ZF is different, the voltage dip seen at the terminals of 
the load will have a phase angle “ ψ”  called “ phase angle jump” . The impedance 
angle α is defined as: 
1 1 SF
F S
tan tan
XX
R R
− −
  
= −      α             (1-2) 
where ZS =  RS + jXS  , ZF =  RF+ jXF = zl  , z is the feeder impedance per unit length 
and l is the feeder length. The expression of the dip voltage at bus 2 will be: 
 
    
j
dip dipj1
e
v V
e
= = ∠
+
α
α
λ ψ
λ
             (1-3) 
 where λ ejα = zl / ZS .   
The four values for the impedance angle α that are suggested in [17] are 
considered in the thesis: 10ο as the highest expected value for transmission system 
faults, 0ο as the reference value, −20ο for overhead distribution lines, and −60ο for 
underground distribution cables. In Fig. 1.5, the relation between the phase angle 
jump and different dip magnitudes at the four impedance angles is shown. The phase 
angle jump is bigger for smaller dip magnitudes and is more significant when 
α = −60ο. Note that the dip magnitude refers to the remaining voltage during the dip. 
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Fig. 1.5 Phase angle jump for different dip magnitudes and impedance angles. 
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1.4.3 Positive/negative sequence sub-classification 
The magnitudes of positive sequence (Ep) and negative sequence (En) of the grid 
voltage for dip types “ A”  through “ G”  are calculated using Park transformation and 
summarized in Table 1-2, where E is the phase-to-phase RMS grid voltage. It shows 
that dips “ C”  and “ D”  have the same positive and negative sequence magnitudes. 
The same applies for dips “ E” , “ F” , and “ G” . However they may affect the system in 
different ways according to Table 1-3, at which the positive and negative sequence 
components in the dq-coordinate system (see Appendix A) are calculated. It shows 
that dips “ C”  and “ D”  result in different negative sequence dq-components. Same 
goes for dip types “ F”  and “ G” , while dips “ E”  and “ G”  are exactly the same since 
they both result in the same positive and negative sequence components. This 
classification is usefull in understanding the effect of different dips on the system.  
Table 1-2 Positive and negative sequence magnitudes of grid voltage for dip type “ A”  
through “ G” . 
Dip type Ep En  
A dipEV  0 
B 2dip dip4 4 cos3
E V V+ +ψ  2dip dip1 2 cos3
E V V− +ψ  
C, D 2dip dip1 2 cos2
E V V+ +ψ  2dip dip1 2 cos2
E V V− +ψ  
E, F, G 2dip dip1 4 cos 43
E V V+ +ψ  2dip dip1 2 cos3
E V V− +ψ  
Table 1-3 Positive and negative sequence components of the grid voltage in dq-
coordinates for dip type “ A”  through “ G” . 
Dip type edp eqp edn eqn 
A dip cosEV ψ  dip sinEV ψ  0 0 
B dip(2 cos )3
E V+ ψ  dip sin3
E V ψ  dip
- (1- cos )
3
E V ψ  dip
-
sin
3
E V ψ  
C dip(1 cos )2
E V+ ψ  dip sin2
E V ψ  dip(1- cos )2
E V ψ  dip sin2
E V ψ  
D dip(1 cos )2
E V+ ψ  dip sin2
E V ψ  dip
- (1- cos )
2
E V ψ  dip
-
sin
2
E V ψ  
E dip(1 2 cos )3
E V+ ψ  dip
2
sin
3
E V ψ  dip(1- cos )3
E V ψ  dip sin3
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1.5 Thesis Outlines 
The thesis is organized as follows: 
• The background and motivation of the thesis has been given in Chapter one. 
• In Chapter two, the main system shown in Fig. 1.2 is presented. A simple 
vector current controller (VCC) for the voltage source converter (VSC) is 
derived, modelled and tested. Some modifications are suggested to improve the 
controller. Then the system is examined in case of voltage dips. To give a better 
performance in case of grid voltage imbalance the dual vector current controller 
(DVCC) is introduced. Two methods are proposed to calculate the current 
references used by the controller. At the end of the chapter, design equations for 
the maximum current that the VSC should hold for different dips are derived. 
Moreover, a case study has been introduced to show how, with the proper 
design of the VSC switches and the knowledge of wind statistics, the DG 
system can ride through voltage dips.  
• In Chapter three, the focus is mainly on minimization of current harmonics. 
The LCL-filter is introduced, modelled, and designed for the interface between 
the VSC and the grid. The controller is modified to meet the new system 
configuration. The derivation, transient analysis, and performance in case of 
voltage dips are addressed. The DVCC is implemented to improve the 
performance in case of grid voltage imbalance. The current references are 
calculated in such a way to keep the DC-link voltage constant. The DVCC is 
examined for all voltage dip types and magnitudes. The effect of a change in the 
LCL-filter parameters is evaluated at the end of the chapter. 
• In Chapter four, the integration of DG in weak grids is considered. The 
voltage regulation limit of a DG unit is addressed. Moreover, the performance in 
case of load disconnection/connection and voltage dips is examined.  
• Chapter five gives the conclusions of the thesis and suggests possible future 
work. 
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2. Grid-Connected Voltage Source Converter with 
L-filter Interface 
2.1 Introduction 
Voltage source converters (VSCs) are generally preferred over current source 
converters in grid-connected converter applications. This is mainly justified by the 
introduction of power-electronics devices (such as IGBTs in distribution level) with 
self turn-off capabilities, and also the advantages of capacitive DC storage over an 
inductive one in terms of weight, cost and efficiency [22]. VSC’s are, for example, 
employed in shunt or series compensators. Shunt-connected VSC’s are also utilized 
in the medium voltage (or distribution grid) as interface to distributed generation 
(DG) or in electric drives applications. In these applications, the DC-link voltage 
needs to be regulated to the nominal value. 
In order to keep the DC-link voltage constant and minimize the grid current 
amplitude and harmonics during faults, the VSC controller is required to have two 
main functions: DC-link voltage regulation and current control. Most conventional 
current controllers have been designed under the assumption of balanced grid 
voltages. These controllers show undesirable current control characteristics under 
unbalanced conditions because the current references are distorted by a second-order 
harmonic due to the negative-sequence voltage [19]. This is due to the negative-
sequence voltage in the three-phase domain, which translates into a second-order 
harmonic in a dq-frame synchronized with the positive-sequence voltage. 
A comparison between different types of current controllers (CCs) for shunt-
connected VSC based on their transient operation in case of voltage dips is 
presented in [20]. It has proved that the dual vector current controller (DVCC) 
shows the best performance regarding grid current control and DC-link voltage 
regulation. This controller uses two different vector current controllers for the two 
sequence components, together with a DC-link voltage controller based on the 
instantaneous active and reactive power theory. 
In this chapter, the variable-speed wind turbine system shown in Fig. 1.2 is 
considered. A simple vector current controller for the VSC is derived and its 
transient performance is evaluated. Some modifications are suggested to introduce 
satisfactory operation of the controller. Then the controller is examined in case of 
voltage dips. To give a better performance in case of the grid voltage imbalance, the 
DVCC is implemented. Two methods are proposed and compared in order to 
calculate the current references used by the controller. The system is examined for 
all possible voltage dips using dips classification described in Section 1.4.1. Design 
equations are derived to calculate the maximum current that the VSC switches 
should conduct in case of different dips. At the end of the chapter, a case study is 
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presented at which a design criterion, based on the knowledge of wind statistics at a 
specific site, is introduced to give the DG the capability to ride-through faults. 
 
2.2 Current-controlled shunt-connected voltage source 
converter (VSC) 
Current controllers are highly demanded for shunt connected VSCs in order to 
increase stability of the closed loop controller and to decrease the time response in 
case of load transients. A number of current control techniques have been developed 
in literature. As far as the control is concerned, three main categories can be 
considered: linear controllers, hysteresis controllers and predictive controllers [23].  
However, there are some more innovative current controllers that have been 
adopted, such as neural network controllers and fuzzy logic controllers [24]-[27]. 
A modification of linear controllers, which applies to all cases where sinusoidal 
current and voltage are required [23], is the implementation of PI-controllers in the 
rotating dq-frame. If the dq-frame is synchronized with the grid voltage, voltage and 
current signals become constant vectors or DC-quantities. Hence, a fast response 
time can be achieved. However, in case of grid voltage transients or harmonics, the 
response is limited [23]. Moreover, a long transient time may occur in case of 
simultaneous variations in system parameters, load and grid voltage. Such 
controllers are also called vector controllers [28].   
The vector current controller (VCC) is applied throughout this work, since a 
strong grid is considered, where the grid voltage is assumed to be pure sinusoidal. In 
Fig. 2.1, a scheme of the VSC system connected to the grid via a filter inductance 
(L-filter) along with the VCC is shown. Since the application of distributed 
generation utilizing renewable sources is considered, the variation of the input DC 
current dci  is relatively slow compared to the response time of the controller. 
Hence, dci is modelled as a constant current source. However, the DC-link voltage 
should be regulated to maintain a constant voltage in case of grid voltage variations 
(e.g. voltage dips). The three-phase AC currents and voltages are sampled and 
transformed into their corresponding dq-components using the transformation angle 
θ(k). This angle is obtained from the grid voltage using a phase-locked-loop (PLL), 
which is assumed to be very slow so it does not react during faults or disturbances. 
The dq-components of measured currents and voltages are then used along with the 
reference current signals by the VCC to produce the reference voltage signal. The 
reference currents are produced in such a way to decrease the DC-link voltage ripple 
using a “ reference currents generation algorithm”  that uses the signal coming from 
the DC-link voltage regulator. The reference voltage vector in the dq-frame is 
transformed to three phase quantities using a transformation angle of θ(k)+∆θ(k), 
where ∆θ(k) compensates for the transformation angle error due to one sample 
calculation time delay of the controller. The three phase control signals are then used 
in the PWM modulator to produce the switching pattern for the VSC. The PWM is 
optimized to increase the maximum output voltage of the converter without 
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increasing the DC-link voltage [29]. The block “ OPT”  injects a zero sequence 
voltage into the control signals. Due to the absence of a neutral wire, the added zero 
sequence waveforms are cancelled out.   
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Fig. 2.1 Schematic diagram showing VSC, grid, filter and controller. 
2.3 Derivation of vector current controller (VCC) 
The VCC is derived using a set of balanced grid phase voltages ea(t), eb(t) and 
ec(t), which is defined by the following equations: 
( )a 2( ) cos3e t E t= ⋅ ⋅ ω               (2-1) 
b
2 2( ) cos
3 3
e t E t = ⋅ ⋅ −  
pi
ω             (2-2) 
c
2 4( ) cos
3 3
e t E t = ⋅ ⋅ −  
pi
ω             (2-3) 
where E  is the phase-to-phase RMS grid voltage, and ω is its angular frequency.  
Applying the KVL to the VSC circuit shown in Fig. 2.1 gives: 
a a a a
d( ) ( ) ( ) ( ) 0
d
u t e t R i t L i t
t
− − ⋅ − =           (2-4) 
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b b b b
d( ) ( ) ( ) ( ) 0
d
u t e t R i t L i t
t
− − ⋅ − =           (2-5) 
c c c c
d( ) ( ) ( ) ( ) 0
d
u t e t R i t L i t
t
− − ⋅ − =           (2-6) 
where R and L are the filter resistance and inductance respectively, ua(t), ub(t), and 
uc(t) are the converter terminal phase voltages, and ia(t), ib(t), and ic(t) are the AC 
phase currents. In the stationary reference frame αβ, the equations will become: 
d( ) ( ) ( ) ( ) 0
d
u t e t Ri t L i t
t
− − − =αβ αβ αβ αβ         (2-7) 
The vectors in (2-7) are transformed into the synchronous dq-frame, which is 
synchronized with the grid voltage, resulting in: 
dq dq dq dq dq
d( ) ( ) ( ) ( ) j ( ) 0
d
u t e t Ri t L i t Li t
t
ω− − − − =      (2-8) 
The term that includes the angular frequency ω in (2-8) is referred to as the 
cross-coupling term, which means a change in the direct current will result in a 
change in the quadrature current.  
The VCC is implemented in discrete time. Thus the currents and voltages are 
sampled with a sampling time Ts. The discrete time equations in dq-coordinates are 
derived from (2-8) using Forward Euler method, by integrating from kTs to (k+1)Ts, 
where k represents a sampling instant and (k+1) is the next sampling instant, and 
dividing by Ts. The resulting equation of the discrete time model, assuming that the 
average of voltage and current vectors is equal to the corresponding value at the 
sampling instant k, will be as follows: 
dq dq dq dq dq dq
s
( ) ( ) ( ) j ( ) ( ( 1) ( ))Lu k e k Ri k Li k i k i k
T
= + + + + −ω   (2-9) 
If a proportional (P) controller with dead-beat gain is assumed, the actual current 
should follow its reference value within one sample as explained by Fig. 2.2. 
 
K K+1 K+2
i*
i
 
Fig. 2.2 Deadbeat concept. 
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 Thus the dq-components of the current will be as follows: 
*
dq dq( 1) ( )i k i k+ =                 (2-10) 
where the asterisk denotes the reference value of the corresponding symbol. 
Assuming that the VSC voltage vector that is required to give the desired response is 
equal to the reference vector over one sample, leads to: 
*
dq dq( ) ( ) u k u k=                (2-11) 
Substituting (2-10), and (2-11), into (2-9), yields the P-controller equation as 
follows: 
* *
pdq dq dq dq dq dq( ) ( ) ( ) j ( ) ( ( ) ( ))u k e k Ri k Li k k i k i kω= + + + −               (2-12) 
where kp is the proportional gain, also called dead-beat gain, and is given in terms of 
filter parameters as: 
p
s 2
L Rk
T
= +                   (2-13) 
Also an integral part is needed to remove static errors caused by non-linearities, 
noisy measurements and non-ideal components. The proportional-integral (PI) 
controller equations will be: 
* *
pdqdq dq dq dq idq( ) j ( ) ( ( ) ( )) ( )u k FF Li k k i k i k u k= + + − + ∆ω    (2-14) 
where FFdq is the feed-forward term, while idqu∆  is the integration term of the 
controller. It is implemented as [44]: 
*
iidq idq dq dq( 1) ( ) ( ( ) ( ))u k u k k i k i k∆ + = ∆ + −         (2-15) 
where ki is the integration constant, which can be written as: 
p s
i
i
k T
k
T
=                  (2-16) 
where Ti is the integral time constant and here it is chosen to be equal to the L-filter 
time constant i
LT
R
= . 
2.3.1 Performance of VCC with dead-beat gain 
The concept of dead-beat response is unique to discrete time control systems 
[44]. In dead-beat control, the sampling time Ts is the only design parameter, since 
the response settles down in at most one sampling time. Hence, if Ts is very small 
the settling time will be also very small which implies a large magnitude of the 
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control signal *dqu . Since it is not possible to increase the control signal without 
bound because of the saturation phenomena, a trade-off must be made to choose Ts. 
However, Ts is also affected by the type of application. Since the switching 
frequency of the VSC valves is taken as half the sampling frequency, Ts should meet 
the valve specification.  
In order to examine the transient performance of the VCC with dead-beat gain, 
simulations have been carried out using Matlab/Simulink. The system in Fig. 2.1 has 
been implemented assuming that the DC regulator is fast and ideal so that the DC 
voltage can be considered constant. Also the reference current generation algorithm 
is not used, since the transient response is considered performing unit steps in active 
current reference *di  and reactive current reference 
*
qi . The system data and 
controller data are presented in Table 2-1 and Table 2-2 respectively.  
 
Table 2-1 System data. 
Description  Symbol  Value  
Nominal (base) rms phase-to-phase AC voltage E 400 V 
Nominal (base) rms phase current In 100 A 
Nominal (base) grid frequency fn 50 Hz 
Nominal (base) DC link voltage Udc 650 V 
Nominal (base) DC input current Idc 107 A 
Filter resistance R 23 mΩ 
Filter inductance L 0.73 mH 
DC link capacitance C 550 µF 
 
Table 2-2 Main controller data. 
Constant Symbol Value 
Sampling frequency fs 5 kHz 
Sampling time Ts 200 µs 
Dead-beat gain kp 3.7 
Integration time constant Ti 0.03 s 
 
The transient response shown in Fig. 2.3 establishes the dead-beat concept where 
the d-component of the actual grid current equals its reference after one sample. The 
bandwidth, which is the frequency at which the gain drops -3 dB, is high (as shown 
in Fig. 2.4) implying short settling time.  
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Fig. 2.3 Transient response for the d-component of actual grid current due to a unit step 
in the d-component of reference grid current. 
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Fig. 2.4 Bode plot from d-component of grid current reference to d-component actual 
grid current.  
 
However, if the system is implemented practically, one sample time delay will 
be introduced due to the calculation time of digital controllers [29]. If this time delay 
is considered, an oscillatory behaviour of the controller will be obtained. This is 
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shown in Fig. 2.5, for a step in the active component of the reference current *di , and 
in Fig. 2.6, for a step in the reactive reference current *qi . 
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Fig. 2.5 Time response of VCC due to unit step change in *di  (top) while *qi is kept 
constant (bottom): system with time delay and dead-beat gain. 
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Fig. 2.6 Time response of VCC due to a unit step change in *qi  (bottom) while *di is kept 
constant (top): system with time delay and dead-beat gain. 
If the proportional gain of the system is reduced to 70% of dead-beat gain, the 
oscillations decrease. However, since the gain is reduced, the settling time of the 
current is longer (about 4 ms) and high overshoot is introduced, as shown in Fig. 
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2.7. The high gain in the frequency respose shown in Fig. 2.8 also implies the high 
overshoot. 
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Fig. 2.7 Step response for the actual grid current due to a unit step in the reference 
active grid current: time delay and reduced gain. 
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Fig. 2.8 Bode plot from active grid current reference to actual active grid current: time 
delay and reduced gain.  
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Moreover, when a larger step in *di is considered, saturation occurs at which the 
controlling voltage is bigger than the carrier wave amplitude used by the PWM 
modulator as illustrated in Fig. 2.9. That will result in a slow response and large 
cross coupling between active and reactive current components as shown in Fig. 
2.10. 
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Fig. 2.9 Carrier wave and optimized controlling voltages of the PWM modulator with a 
step in *di  from 0 to 150 A (0.5 p.u.). 
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Fig. 2.10 Response of active current (upper) and reactive current (lower) due to unit step 
change in *di  while 
*
qi is kept constant: system with 70% of dead-Beat gain. 
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2.3.2 Modified VCC  
In order to improve the transient response of the system and to obtain a high 
current bandwidth of the VSC, some modifications are implemented in the VCC. 
These are: 
• Smith predictor for delay time compensation; 
• Back calculation to deal with integrator windup; 
• Limitation of the reference voltage vector. 
Smith predictor 
The time delay in a controlled system would add to the phase lag at a given 
frequency without altering the magnitude. This increase in the phase lag reduces the 
system’ s stability margin and can make the system difficult to control [30]. One 
solution is to use a Smith predictor, named after O. J. M. Smith who published the 
method in 1958 [30]. 
Consider a system (plant) with a delay time τ, as depicted in Fig. 2.11, having 
the following transfer function in the s-domain: 
p ( ) ( ) sG s G s e τ−=                (2-17) 
The Smith predictor attempts to remove the effect of the delay time from the 
closed-loop control system so that the controller can be designed as if no time delay 
was present. If the dotted line in Fig. 2.11 is ignored, the delay-free plant will be 
used to generate the output signal, which would exist if the delay were absent. This 
delay-free signal is then used in the usual feedback loop instead of the plant output. 
To help to account for errors in the delay-free model, the delay itself is also 
modelled and used in order to generate what should be a model of the actual plant 
output including the delay effect. The dotted line shows how this is then compared 
with the actual output so that the modelling error is also fed back into the control 
loop. In this way, the effect of errors in the delay-free model is reduced. 
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Fig. 2.11 Smith predictor arrangement. 
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The Smith predictor is implemented in a way analogous to a state observer, 
which means running a model of the plant in parallel to the plant itself. The 
estimated or predicted currents are calculated using the plant (model) in (2-9). A 
compensation term is added to compensate for the error introduced between the 
model and estimated values. The estimated currents calculated by the Smith 
predictor are presented in the dq-frame as:  
*s s
s psdq dq dq dq dq dq
ˆ ˆ ˆ( 1) ( ( ) ( )) 1 j ( ) ( ( ) ( ))T RTi k u k e k T i k k i k i k
L L
 
+ = − + − − + −  ω  
(2-18) 
where dqˆi  represents the estimated currents, psk is the Smith gain used for error 
compensation. By using the Smith predictor, the time delay in the input current of 
the controller will be cancelled, as illustrated in Fig. 2.12, assuming that 
dq dq
ˆ( 1) ( 1)i k i k− = −  and dq dqˆ ( ) ( )i k i k= .  
 
i*
dq
dq
i^ ( )k
dq
i^ ( -1)k
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i ( -1)k
+
+
-
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udq( )k
( )k
idq
*
 
Fig. 2.12 Smith predictor operation. 
 
The transient response is shown in Fig. 2.13 when using dead-beat gain and Smith 
predictor gain of 0.5. It shows that the actual current is equal to its reference 
command after two samples, one due to the dead-beat gain and the other is due to 
the introduced one-sample time delay.  
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Fig. 2.13 Transient response in active current due to a unit step in active current 
reference: system with dead-beat gain and Smith predictor. 
Integrator windup 
The output voltages of the VSC, ( )au t , ( )bu t  and ( )cu t , are controlled by the 
switching signals, ( )asw t , ( )bsw t and ( )csw t , which are generated by the PWM as 
depicted in Fig. 2.1 and Fig. 2.14. In the αβ-frame this relation is: 
( ) ( )
2
dcuu t sw tαβ αβ=               (2-19) 
where the switching signal in αβ-frame is: 
( ) ( ) ( ) ( )2 43 3a b c23
j j
sw t sw t e sw t e sw t
pi pi
αβ
 
= + +        (2-20) 
Each switching signal may take a value of 1, where the corresponding upper 
valve is turned on and the lower valve is turned off, or –1, where the corresponding 
upper valve is turned off and the lower valve is turned on. This results in eight 
different switching combinations with corresponding eight voltage vectors, as 
explained in Table 2-3.  
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Fig. 2.14 VSC main circuit. 
 
Table 2-3 Switch combinations and resulting voltage vectors. 
asw  bsw  csw  u  ( )abs u  ( )arg u  
−1 −1 −1 0u  0 0
 
 
  1 −1 −1 1u  23 dcu  0
 
 
−1   1 −1 2u  23 dcu  60

 
  1   1 −1 3u  23 dcu  120

 
−1 −1   1 4u  23 dcu  180

 
  1 −1   1 5u  23 dcu  240

 
−1   1   1 6u  23 dcu  300

 
  1   1   1 7u  0 0

 
 
The six non-zero voltage vectors, denoted by 1 2 3 4 5 6, , , ,  and u u u u u u , form a 
hexagon as shown in Fig. 2.15. If the reference voltage vector is located in the 
region within the hexagon but outside the maximum circle that can be inscribed 
within it, over-modulation occurs, which results in low frequency current harmonics 
[29]. When the reference voltage vector is outside the hexagon, saturation occurs 
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which results mainly in integrator windup. In this case the integral of the current 
control error becomes large resulting in uncontrolled phase currents. One solution to 
avoid this is to stop the integration, but this would result in a reduced performance 
of the control system [31]. Instead, back calculation of the current error using a 
limited reference voltage is used to ride through the saturation period. More details 
can be found in [31] and [32]. The back calculated current can be found from (2-14), 
as: 
( )dq dq dq idq
p
1( ) ( ) ( ) j ( ) ( )dqi k u k FF k Li k u kk ω∆ = − − − ∆     (2-21) 
a
b
2
3
dc
u
u
4
u5 u
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u1
u
2
u3
u7
u0
 
 
Fig. 2.15 Hexagon that is spanned by six non-zero voltage vectors in DE-coordinate 
system. 
 Limitation of reference voltage 
As mentioned above, the reference voltage vector should be limited in case of 
saturation to avoid integrator windup. There are many methods to do so, some of 
which are tested and compared in [32]. In this work the “ minimum amplitude error 
limit method”  (MAE), found in [31] and [32], is adopted. In this method a new 
reference voltage vector on the hexagon boundary that is closest to the original 
reference vector is chosen as shown in Fig. 2.16. This allows minimization of the 
voltage amplitude error. This is done by mapping the voltage reference into new 
coordinates xy. The xy-coordinate depends on the number of sector in the hexagon 
that contains the voltage reference. The reference voltage vector in the new 
coordinates *xyu is obtained as: 
xy- j* *
xy eu u= ⋅
θ
αβ                (2-22) 
where θxy is the angle between the α-axis and the x-axis and is calculated as: 
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( )xy 1 2( 1) / 6nθ pi= + −               (2-23) 
where n is the sector number at which the reference vector lies in the hexagon. 
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Fig. 2.16 Principle of the minimum amplitude error method. 
The components of the limited reference voltage vector are calculated from Fig. 2.16 
as: 
dc
x 2
u
u =                   (2-24) 
* * dc
y y
y
* *dc dc
y y
                         
6
( )        
6 6
u
u u
u
u u
sign u u
 ≤
= 
⋅ >
          (2-25) 
 
 
2.3.3 Performance of modified VCC  
The modifications, presented in Section 2.3.2, have been applied to the VCC as 
suggested by the simplified block diagram shown in Fig. 2.17. 
For the sake of comparison, the system utilising modified VCC with 70% dead-
beat gain has been simulated for the same current steps used with the simple VCC. 
A Smith predictor gain of 0.5 was chosen by trial and error to give the best 
performance. 
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Fig. 2.17 Block diagram of modified VCC. 
 
Comparing the response of the modified VCC shown in Fig. 2.18 to the simple 
VCC response shown in Fig. 2.5, shows that using the modified controller has 
effectively eliminated the current oscillations. 
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Fig. 2.18 Time response of VCC due to a unit step change in *di  (upper) while *qi is kept 
constant (lower). 
Moreover, performing larger steps in the active component of the current 
reference *di , the controlling voltage does not exceed the carrier wave, as suggested 
by Fig. 2.19, which means no saturation occurs. The response of the system is fast 
and the cross coupling between *di  and 
*
qi  is reduced, as shown by Fig. 2.20. 
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Fig. 2.19 Carrier wave and optimized controlling voltages of the PWM modulator with a 
step in *di from 0 to 150 A (0.5 p.u.). 
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Fig. 2.20 Active current (upper) and reactive current (lower) due to a step in *di  from 0 
to 1.5 p.u. 
2.4 Performance in case of voltage dips 
Since the main interest in this work is to examine and improve the performance 
of the VSC in case of voltage dips, the modified VCC has been implemented in the 
system shown in Fig. 2.1 and tested with different voltage dips using the 
classification described in Section 1.4.1. Both the DC-link voltage regulator and 
current reference generator are implemented as explained in the following. 
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2.4.1 DC-link voltage regulator 
In many grid connected applications, e.g. drive systems or distributed generation 
utilising renewable sources, the DC-link voltage cannot be considered constant since 
the change in the grid voltage (e.g. due to voltage dips) will result in a change in the 
DC-link voltage.  Hence, the DC-link voltage should be regulated to insure a correct 
operation of the VSC and to avoid damage to the power electronic switches and the 
DC-link capacitor. Also the DC-link current is not constant. However, its variations 
can be assumed to be much slower than the response time of the control system. 
Therefore the DC-link is modeled as a capacitor with a constant current source in 
parallel, which is referred to as weak DC-link model. 
A proportional-integral (PI) controller is implemented, where the measured DC 
capacitor voltage dcu  is compared with its reference value 
*
dcu  and the error signal 
is used to produce a reference DC current signal *vi  according to:   
*
v dc pdc
idc
11   i u K
sT
 
= ∆ +               (2-26) 
Where pdck , idcT  are the proportional gain and integral time constant of the PI-
controller respectively, s is the Laplace operator, and *dc dc dcu u u∆ = − . 
The DC current *vi  is then used by the reference current generation algorithm to 
calculate the dq-components of the reference currents in such a way to decrease the 
DC-link voltage ripples and grid current harmonics. The DC-link voltage regulator 
is presented in Fig. 2.21. 
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Fig. 2.21 Block diagram of the overall controller. 
 
Assuming that the main controller is fast and ideal and the reference DC voltage 
as a disturbance, the DC regulator transfer function can be expressed as: 
pdc
*
idcv
pdc pdc2dc
idc
1K
s
C Ti
K Ki
s s
C T C
 
⋅ +  
=
+ +
⋅
            (2-27) 
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Comparing with the standard transfer function of a second order system TF(s): 
( )
2
o
2 2
o o2
TF s
s s
=
+ +
ω
ζω ω              (2-28) 
where ζ is the damping factor, and ωo is the natural frequency of the feedback loop, 
the controller constants will be: 
pdc
idc 2
o
K
T
C
=
⋅ω
                 (2-29) 
2
pdc
idc
4K C
T
ζ
= ⋅                 (2-30) 
Selecting ζ = 0.7 offers a stable response with minimal output overshoot which 
is free of oscillations [31], as shown in Fig. 2.22.  Equation (2-27) has been used to 
design the PI-controller by varying the value of Kpdc from 0 to 1 and testing the 
transient response of the system for a unit step change in the input.  
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Fig. 2.22 Unit step response of the DC-link controller for different damping ratios. 
 
In Fig. 2.23, it is suggested that the DC-link voltage regulator has a faster 
response as the proportional gain increases. However, a value of 0.2 has been chosen 
to give the fastest response for the overall control system. Finally, the value of 
idcT is calculated from (2-30). The DC-link voltage regulator constants are reported 
in Table 2-4.  
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Fig. 2.23 Unit step response of the DC-link controller for different proportional gains. 
 
Table 2-4 DC-link voltage regulator data. 
Constant Symbol  Value 
Proportional gain pdck  0.2
 
Integration time constant idcT  0.005 s 
Damping ratio ζ 0.7 
 
2.4.2  DC-link capacitor design 
 The instantaneous active power difference between the AC and DC sides is 
stored in the capacitor, which causes the DC link voltage to vary. Hence, the size of 
the capacitor can be determined from the constraint on the maximum allowed DC-
link voltage ripple ∆udc. The design expression for the DC-link capacitor size, which 
has been derived, based on a simplified analysis of the instantaneous active power 
flow in [31], is:                    
      
n
*
ndc dc
1
2
SC
u u
= ⋅
ω∆
           (2-31)
   
where Sn and ωn are the rated power of the VSC and the fundamental angular 
frequency of the grid. The allowed ∆udc is considered as 5% of the rated voltage 
resulting in a DC-capacitance of 5.2 µF. However, due to the high performance of 
the DC-link voltage controller along with the VCC, the size of the capacitance used 
is reduced to 550 µF. 
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2.4.3 Current reference generation 
In case of weak DC-link systems, proper current references should be generated 
in order to improve the performance of the VCC in such a way to minimize the DC 
voltage ripples and at the same time to decrease the AC currents amplitudes and/or 
harmonics. The generation algorithm depends on the power balance through the 
system. The active power at the AC side of the converter P1 is considered equal to 
the active power at the DC side Pdc assuming zero losses in the converter switches. 
Different power designations are shown in Fig. 2.24. 
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Fig. 2.24 VSC system with various power designations. 
 
The apparent power at the AC-side of the converter S1 is: 
( )conj1 d d q q q d d qdq dq jS u i u i u i u i u i= ⋅ = + + −          (2-32) 
In steady state, the output voltage of the VSC is defined by: 
dq dq dq dqju e Ri Liω= + +              (2-33) 
Substituting (2-33) into (2-32) results in: 
( ) ( )2 2 2 21 d d q q d q q d d q d qjS e i e i R i i e i e i L i iω = + + + + − + +       (2-34) 
Separating the real and imaginary parts, (2-34) can be expressed in matrix form as: 
d q d1
q1 q    d
         
  
e e iP P
iQ e e Q
    ∆   
= +      
− ∆        
           (2-35) 
where P1  and Q1 are  active and reactive power at the AC-side of the converter 
respectively. The terms ∆P and ∆Q are active and reactive power dissipated by the 
filter respectively, which are defined as: 
( )2 2d qP R i i∆ = +                 (2-36) 
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( )2 2d qQ L i iω∆ = +                 (2-37) 
To achieve unity power factor, the reactive power at the grid side Q2 = Q1−∆Q is 
nullified. The current references are then calculated using (2-35) as follows: 
1*
d qd ac
* q    dq
         
  
      0
e ei P P
e ei
−   
− ∆   =    
−       
           (2-38) 
2.4.4 Performance of modified VCC 
The performance of the modified VCC, described in Section 2.3.2, has been 
examined when the grid voltage is subjected to a voltage dip of type “ C”  with 40% 
magnitude. The dip is applied at 0.1 s for duration of 0.1 s.  
The grid current is shown in Fig. 2.25. Due to the appearance of the negative 
sequence components caused by the unbalanced grid voltage, second order 
harmonics are imposed on the current waveform during the dip. The instantaneous 
maximum value of the current, during the fault, almost reaches 3 p.u. (with the 
nominal current as base value). Also DC-link voltage peak-to-peak ripples are 
significant (about 6 % of nominal DC voltage).  
 
0.05 0.1 0.15 0.2 0.25
−3
−2
−1
0
1
2
3
G
rid
 c
ur
re
nt
s 
[p.
u.]
0.05 0.1 0.15 0.2 0.25
0.9
0.95
1
1.05
1.1
D
C 
lin
k 
vo
lta
ge
 [p
.u.
]
Time [s]
 
Fig. 2.25 Grid currents (upper) and DC voltage (lower) for 40% magnitude of dip type 
“ C”  using modified VCC. 
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2.5 Dual vector current controller (DVCC) 
In [20] and [31], different arrangements for the VCC have been examined in case 
of unbalanced grid voltage. The dual vector current controller (DVCC), which 
consists of two separate PI controllers, one for controlling the positive-sequence 
voltage and the other for controlling the negative-sequence voltage, has been proved 
to give the best performance regarding grid current control and DC-link voltage 
regulation. A simplified scheme for the DVCC is shown in Fig. 2.26.   
The positive sequence PI-controller is described in the positive dq-frame (dqp-
frame), which rotates in the positive direction, as: 
* *
pdqpdqp dqp dqp dqp idqp( ) j ( ) ( ( ) ( )) ( )u k FF Li k k i k i k u kω= + + − + ∆   (2-39) 
The negative sequence PI-controller is described in the negative dq-frame (dqn-
frame), which rotates in the negative direction, as: 
* *
pdqndqn dqn dqn dqn idqn( ) j ( ) ( ( ) ( )) ( )u k FF Li k k i k i k u kω= − + − + ∆  (2-40) 
In addition, all the previous controller modifications described in Section 2.3.2 
are applied for both positive and negative sequence controllers. 
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Fig. 2.26  Simplified block diagram of  dual vector current controller. 
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2.5.1 Positive and negative sequence extraction 
The decomposition of the supply voltage into positive and negative sequence is 
performed in the dq-frame, which rotates in the positive direction, in the same way 
as suggested in [20]. In this frame, the positive sequence is a constant vector 
(constant amplitude and fixed direction), while the negative sequence is a rotating 
vector, which rotates with twice the line frequency in the opposite direction, as 
compared with the positive sequence. 
The measured supply voltage, in dq-frame, and the same signal, delayed by one-
fourth of period at the fundamental frequency, are considered. Delaying the signal 
gives a vector composed by the same positive sequence component and a negative 
sequence component which has equal amplitude but opposite sign. Therefore, if the 
signal delayed by one-fourth of period is added to the measured supply voltage, the 
negative sequence voltage will be removed. 
The positive sequence voltage component can thus be extracted from the 
measured values as: 
( )dqp dq dq1 ( )2 4
T
e t e t e t
  
= ⋅ + −                                                                (2-41)
   
where T is the period at the fundamental frequency. 
The negative sequence can be obtained in the positive rotating plane, as follows: 
( )
(p)dqn dq dq
1 ( )
2 4
T
e t e t e t
  
= ⋅ − −                                                                (2-42)
   
which is then tranfromed into the negative rotating plane by transforming it into αβ-
frame and back into dqn-frame using the opposite angle. 
The block scheme of the adopted detection technique is shown in Fig. 2.27. 
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Fig. 2.27 Block scheme of adopted detection technique. 
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2.5.2 Generation of the current references 
With the same notation of Fig. 2.24, the power flow equations can be written as 
follows: 
P1 = P2 + ∆P                 (2-43) 
Q1= Q2+∆Q                  (2-44) 
Pc2,1 = Pc2,2 + ∆Pc2                 (2-45) 
Ps2,1 = Ps2,2 + ∆Ps2                 (2-46) 
where P and Q are the active and reactive powers, respectively. The subscripts “ 1”  
and “ 2”  represent the power at the AC-side of the converter and at the grid side at 
the point of common coupling (PCC) respectively. The subscripts “ c2”  and “ s2”  
stand for the second order harmonic cosine component and second order harmonic 
sine component of the corresponding power, which are called the oscillating powers 
and are due to the imbalance in the grid voltage. The terms ∆P, ∆Q, ∆Pc2, ∆Ps2 are 
the powers dissipated in the filter. 
The apparent power S2 can be further defined at the PCC, in case of imbalance, 
in terms of grid voltages and currents in positive sequence and negative sequence 
dq-frame as: 
( ) ( )conjj -j j -j2 dqp dqn dqp dqn ( ) j ( )t t t tS e e e e e i e i p t q t= ⋅ + ⋅ ⋅ ⋅ + ⋅ = +ω ω ω ω   
(2-47) 
from which the instantaneous active power p(t) and reactive power q(t) are defined 
as: 
ac,2 c2,2 s2,2( ) cos(2 ) sin(2 )p t P P t P tω ω= + +         (2-48) 
ac,2 c2,2 s2,2( ) cos(2 ) sin(2 )q t Q Q t Q tω ω= + +         (2-49) 
where the subscript “ ac”  stands for the power at the fundamental frequency. 
Expanding (2-47) and separating different parts as suggested in (2-48) and (2-49), 
the following matrix is obtained: 
   
dp qp dn qnac,2 dp
qp dp qn dnac,2 qp
s2,2 qn dn qp dp
c2,2 dn qn dp qp
                        
      -               -
      -       -         
                          
e e e  eP i
e e e eQ i
P e e e e i
P e e e e
        
= ⋅           
dn
qni
       
      (2-50) 
The apparent power S1 at the AC-side of the converter, before the filter, can also be 
expressed as: 
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( ) ( )j -j j -j1 2dqp dqn dqp dqn conjt t t tS e u e u e i e i S Sω ω ω ω= ⋅ + ⋅ ⋅ ⋅ + ⋅ = + ∆   
(2-51) 
where ∆S is the apparent power consumed by the filter, which can be written as:  
c2 s2cos(2 ) sin(2 ) jS P P t P t Qω ω∆ = ∆ + ∆ + ∆ + ∆        (2-52) 
Expanding (2-51), by expressing the converter output voltage vector in terms of 
the grid voltage vector by using (2-33) expressed in dqp- and dqn-frames, results in 
the following expressions for the various powers consumed by the filter: 
2 2 2 2
dp qp dn qn( )P R i i i i∆ = + + +              (2-53) 
2 2 2 2
dp qp dn qn( )Q L i i i iω∆ = + − −             (2-54) 
c2 dp dn qp qn dp qn qp dn2 ( ) 2 ( )P R i i i i L i i i iω∆ = ⋅ + ⋅ + ⋅ − ⋅      (2-55) 
s2 dp qn qp dn dp dn qp qn2 ( ) 2 ( )P R i i i i L i i i iω∆ = ⋅ − ⋅ + − ⋅ − ⋅      (2-56) 
 
The current references are then calculated, from (2-50) neglecting the VSC 
switching losses, as follows: 
* 1
dp dp qp dn qn dc
*
qp dp qn dnqp ac,2
* 2,1 2qn dn qp dpdn
2,1 2* dn qn dp qpqn
- -
- - s s
c c
i e e e e P P
e e e ei Q
P Pe e e ei
P Pe e e ei
−   
− ∆             = ⋅   
− ∆      
− ∆        
      (2-57)
  
To implement this equation, different cases are considered as follows.  
 
Case 1: Solving nonlinear system of equations   
Assuming zero oscillating power at the converter side, the nonlinear system of 
equations presented in (2-57) can be rewritten as follows: 
2 2 2 2
dp dp qp qp dn dn qn qn dc dp qp dn qn
qp dp dp qp qn dn dn qn ac,2
qn dp dn qp qp dn dp qn dp qn qp dn dp dn qp qn
dn dp qn qp dp dn qp qn dp dn qp
( ) 0
0
2 ( ) 2 ( ) 0
2 (
e i e i e i e i P R i i i i
e i e i e i e i Q
e i e i e i e i R i i i i L i i i i
e i e i e i e i R i i i i
ω
+ + + − + + + + =
− + − − =
− − + + − + − − =
+ + + + + qn dp qn qp dn) 2 ( ) 0L i i i iω+ − =
   
(2-58) 
 Chapter 2 Grid-Connected Voltage Source Converter with L-filter Interface 
 
38
or in the general form: 
Y(x) = 0                   (2-59) 
Where Y is the function to be solved using numerical methods, x is the solution set: 
x = {idp , iqp , idn , iqn}               (2-60) 
Equation (2-58) can be solved using different numerical methods. Two methods 
have been tested to find the solution set of reference currents: “ Newton-Raphson 
Method”  and “ Broyden’ s method” . Newton-Raphson method is applied as in the 
algorithm shown in Fig. 2.28. 
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Fig. 2.28 Newton-Raphson method to solve system of non-linear equations. 
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In some cases, if analytical derivatives are unavailable, other methods (often 
called Secant methods) are introduced to provide an approximation to the Jacobian 
matrix. The best of these methods is the first one introduced, which is Broyden’ s 
method [54]. 
Using the algorithm shown in Fig. 2.28, the solution at the normal grid voltage 
condition is { }156.5,0,0,0x = . For 40% dip type “ C” , the solution is 
{ }273.7,0.2, 117.1, 0.5x = − − . Although this algorithm can be used to obtain current 
reference values for the analysis purpose, it is not feasible to be implemented in the 
on-line simulation since fast transient response is needed. 
Case 2: Oscillating power flows from the VSC side to the filter 
Assuming that the DC-side of the converter supplies the oscillating power to the 
filter, and neglecting the converter losses which means Pac,1 is equal to Pdc, the 
following equations will describe the different powers: 
   Pac,2   = Pdc − ∆P , Pdc   =  * *dc vu i⋅            (2-61) 
Qac,1     = ∆Q   , Qac,2  =  0            (2-62) 
Pc2,1 = ∆Pc2  , Pc2,2 =  0             (2-63) 
Ps2,1 = ∆Ps2  , Ps2,2= 0             (2-64) 
Substituting in (2-57), the reference currents that are calculated as: 
* 1
dp dp qp dn qn dc
*
qp dp qn dnqp
* qn dn qp dpdn
* dn qn dp qpqn
- -
      0
- -
      0
      0
i e e e e P P
e e e ei
e e e ei
e e e ei
−   
− ∆             = ⋅                 
       (2-65) 
   
A dip type “ C”  with magnitude of 40% has been applied to the VSC system at 
0.2 s with duration of 0.1 s. The oscillating powers at the converter side oscillate 
with double the fundamental frequency during the dip. This means that the DC-link 
voltage and then the DC-link power both oscillate with double the fundamental 
frequency, as shown in Fig. 2.29. Then, the current references will also oscillate 
with double the fundamental frequency during the dip according to (2-65).  
Consequently Pc2 and Ps2, which are the amplitudes of oscillating power 
components, will also oscillate with double the fundamental frequency as shown by 
Fig. 2.30 and Fig. 2.31. Since the positive and negative sequence current references 
oscillate, the actual current will not follow its reference as shown in Fig. 2.32. To 
smooth out the current references, two ways are proposed. The first way is to 
transform the current references into the three-phase domain and then transform 
back into vectors in the dqp- and dqn- frames, which are then used by the controller. 
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In this way the actual current will follow the reference current. However, the 
transient performance is worse since we are adding a time delay to the system, this is 
realised in the DC-link voltage shown in Fig. 2.33. Another way is to develop an 
algorithm that compensates for the oscillations and produces constant current 
commands during faults, as done in Case 4. 
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Fig. 2.29 DC voltage (upper), and DC power (lower) for case 2. 
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Fig. 2.30 Pc2 at grid (upper), converter (middle), and filter (lower) for case 2. 
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Fig. 2.31 Ps2 at grid (upper), converter (middle), and filter (lower) for case 2. 
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Fig. 2.32 Reference current , and actual current in dqp-frame (upper) and dqn-frame 
(lower). 
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Fig. 2.33 DC-link voltage in case of transforming back the current references before 
using them in the controller. 
Case 3: Reactive power injection 
It has been assumed in case 2 that unity power factor operation is needed 
 (Qac,2 =  0). However, if the system is supposed to supply some reactive power to 
compensate for the lagging power factor loads connected to the same bus, then Qac,2 
must be set to a certain value depending on the required power factor. Then Qac,2 is 
calculated as follows: 
( )ac,2 ac,2 tanQ P= φ                (2-66) 
The angle φ is positive to give a leading power factor pf, which is defined as 
follows: 
( )cospf φ=                  (2-67) 
If pf = 0.9 is required, then Qac,2 = 0.48 Pac,2 should be set in the following equation: 
* 1
dp dp qp dn qn dc
*
qp dp qn dnqp ac,2
* qn dn qp dpdn
* dn qn dp qpqn
- -
- - 0
0
i e e e e P P
e e e ei Q
e e e ei
e e e ei
−   
− ∆             = ⋅                 
       (2-68) 
 The currents at the grid side is shown in Fig. 2.34. 
 
 
  
 
43
0.1 0.15 0.2 0.25 0.3 0.35 0.4
−200
−100
0
100
200
300
400
idqp and idqp
*
0.1 0.15 0.2 0.25 0.3 0.35 0.4
−200
−100
0
100
200
idqn and idqn
*
Time [s]
 
Fig. 2.34 Active and reactive grid currents in dqp-frame (upper) and dqn-frame (lower): 
reference (dashed) and actual (solid). 
Case 4: Oscillating power flows from the grid side to the filter 
In this case the grid supplies the oscillating powers to the filter, as given in the 
following equation: 
* 1
dp dp qp dn qn dc
*
qp dp qn dnqp
* s2qn dn qp dpdn
* c2dn qn dp qpqn
      0
  
  
i e e e e P P
e e e ei
Pe e e ei
Pe e e ei
−   
− ∆       
− −     = ⋅     − ∆− −      
− ∆      
      (2-69) 
The current references are forced to take a constant value as shown in Fig. 2.35 
for 40% magnitude of dip type “ C” . The oscillating power components are 
smoothed in the different parts of the system as shown in Fig. 2.36 and Fig. 2.37. 
The DC voltage and DC-link power are also smoothed during the fault, as depicted 
in Fig. 2.38. 
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Fig. 2.35 Reference current (dashed) and actual current (solid) for dqp-components  
(upper) and dqn-components (lower) for case 4. 
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Fig. 2.36 Pc2 at grid (upper), at converter (middle), and at filter (lower) for case 4. 
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Fig. 2.37 Ps2 at grid (upper), at converter (middle), and at filter (lower) for case 4. 
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Fig. 2.38 DC voltage (upper) and DC power (Lower) for case 4. 
2.6 Simulation results 
In this section the simulation results when implementing the DVCC to the 
system shown in Fig. 2.1 using Matlab/Simulink are presented. Different 
simulations have been run for the two algorithms mentioned previously as case 2 
and case 4. Dips with phase angle jump are also considered using the four values 
suggested in [17] and reported in Section 1.4.2. Also the effect of changing the input 
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power Pin is simulated in order to further evaluate the situation when the renewable 
source does not deliver its nominal active power, which is often the case.  
2.6.1 Voltage dips without phase angle jump 
For the sake of generality, all dip types are examined in case of zero phase angle 
jump (ψ = 0). The results, for the two algorithms mentioned as case 2 and case 4, 
are shown only for the dip magnitudes presented in Table 2-5. These values are 
chosen so that the positive-sequence magnitude for all dips is the same and equal to 
70% magnitude of dip type “ A” . 
 
Table 2-5 Dip magnitudes used in simulations. 
Dip 
type 
Vdip 
[%] 
edp 
 [V] 
edn 
 [V] 
eqp 
[V] 
eqn 
[V] 
A 70 280 0 0 0 
B 10 280 −120 0 0 
C 40 280 120 0 0 
D 40 280 −120 0 0 
E 55 280 60 0 0 
F 55 280 −60 0 0 
G 55 280 60 0 0 
 
All dip types are applied to the system described in Fig. 2.1. The dip starts at 0.1 
s for duration of 0.1 s.  
Simulation results for case 2 
The current reference values are calculated using (2-65), at which the values of 
the grid currents that are used to calculate ∆P are taken from the previous sample. 
Simulations have been run with all seven dip types described in Section 1.4.1 and 
with magnitude varying from 0.1 p.u. to 0.9 p.u. in steps of 0.1. However, only the 
results corresponding to the magnitudes in Table 2-5 are shown in Fig. 2.39, for the 
balanced voltage dip, and in Fig. 2.40 and Fig. 2.41, for the unbalanced voltage dips.  
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Fig. 2.39 Voltage dip type “ A”  with 70% magnitude: grid current (top) and DC voltage 
(bottom). 
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Fig. 2.40 Grid currents and DC link voltage for dip types “ B”  through “ E” . 
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Fig. 2.41 Grid currents and DC link voltage for dip types “ F”  and “ G” . 
 
 
Since the DC side supplies the oscillating powers in case of unbalanced dips, the 
DC voltage will contain 100 Hz voltage ripple. However, the grid currents are 
mainly 50 Hz sinusoidal waves, in spite of the unbalance and increased magnitudes. 
As calculated from the dip classification given in Table 1-3, dip type “ B”  of 
magnitude 10% has exactly the same behavior as dip type “ D”  of magnitude 40%, 
since they both have the same positive and negative sequence components. The 
same applies for dip type “ E”  of magnitude 55% and dip type “ G”  of the same 
magnitude. Dip types “ E”  and “ G”  have exactly the same performance regardless of 
the dip magnitude, since they have same negative and positive sequence components 
in the dq-frame. 
The effect of all unbalanced types of dips, with various magnitudes, on the 
maximum grid current and DC voltage ripples, which are both important in 
designing the converter circuit in order to ride through the voltage dip period, is 
represented in Fig. 2.42. The dip magnitude starts from 30%, since the controller 
will not work for all dips with magnitudes under this value due to the increased 
current, which accumulates in the current references and then gives unstable 
operation of the controller. However, although the main interest here is to keep the 
system working in case of voltage dips, it might not be wise to keep it on line for 
such small magnitudes. This is because it will require much higher specifications for 
the converter switches, which means more money to ride through an event that 
might happen once a year. It could be less costly to disconnect the system in case of 
such small dip magnitudes. 
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Fig. 2.42 Maximum grid currents (upper) and DC voltage ripples (lower) for different 
unbalanced dip types and magnitudes between 0.3 and 0.9 p.u. (case 2). 
 
 
It is worth mentioning here that all simulations have been run for input DC 
power of 90% of the nominal value, since this power should be supplied from a 
renewable source, which normally supplies less than its nominal power.  So if the 
converter system is to be designed to ride through all dip types for magnitudes 
starting from 30% and for 90% input power, the maximum current the switches 
should be able to hold is 4.35 p.u., which happens in case of dip type “ F”  of 
magnitude 30%. Also, the worst expected DC ripple is about 0.4 p.u., which 
happens in case of 30% magnitude of dip type “ D”  or “ F” .  
The same results are plotted separately for the different types of dips, including 
also the balanced one, in Fig. 2.43. The system in case of dip type “ A”  has the best 
performance considering DC voltage ripples because the oscillating powers are 
nullified for balanced grid voltages, while in case of dip type “ B”  the system has the 
best performance considering the maximum grid currents since only one phase is 
down and the other two phases are healthy. Dips “ C”  and “ D”  generate almost the 
same DC voltage ripples, and that also applies for dips “ E” , “ F” , and “ G” . 
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Fig. 2.43 Maximum grid current (upper plots) and DC voltage ripples (lower plots). 
Simulation results for case 4 
The current reference values are calculated using (2-69), where the values of grid 
currents that are used to calculate ∆P, ∆Ps2, and ∆Pc2 are taken one sample back. 
Simulations have been run with all seven dip types mentioned previously and with 
magnitude varying from 0.1 p.u. to 0.9 p.u. in steps of 0.1. However, for the sake of 
comparison between the two cases, only the magnitudes in Table 2-5 are shown in 
Fig. 2.44 for the balanced voltage dip and Fig. 2.45 to Fig. 2.47 for the unbalanced 
voltage dips. 
Since the DC side of the converter is not supplying the oscillating powers 
anymore, the DC voltage is significantly smoothed out, apart from the transients at 
the beginning and end of the dip, which are mainly due to the inherented delay in the 
sequence detection technique. The currents are still almost the same as in the 
previous case. A comparison between the two cases, for the dip magnitudes shown 
in Table 2-5, considering the maximum grid current and DC voltage ripples is 
shown in Table 2-6. Note that the DC voltage ripples are considered in the middle of 
the dip. From the table, it can be noticed that the DC ripples are significantly 
minimized while the maximum grid currents are slightly changed. 
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Fig. 2.44 Voltage dip type “ A”  with 70% magnitude: grid currents (top) and DC voltage 
(bottom) for case 4. 
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Fig. 2.45 Grid currents and DC link voltage for dip types “ B”  and “ C”  (case 4). 
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Dip type “ E”  (55%) 
Fig. 2.46 Grid currents and DC link voltage for dip types “ D”  and “ E”  (case 4). 
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Fig. 2.47 Grid currents and DC link voltage for dip types “ F”  and “ G”  (case 4). 
 
Table 2-6 Comparison between case 2 and case 4 considering maximum grid current 
and DC voltage ripples. 
  Case 2 Case 4 
Dip type Vdip 
[%] 
Imax 
[pu] 
∆Udc 
[pu] 
Imax 
[pu] 
∆Udc 
[pu] 
A 70 1.7959 0.0016 1.7949 0.00128 
B 10 2.9719 0.2011 2.9 0.0086 
C 40 2.7172 0.2017 2.832 0.0094 
D 40 2.9719 0.2011 2.9 0.0086 
E 55 2.1077 0.0794 2.1631 0.0047 
F 55 2.2362 0.07788 2.2155 0.0049 
G 55 2.1077 0.794 2.1631 0.0047 
  
 
The effect of all types of dips, with various magnitudes, on the maximum grid 
current and DC voltage ripples is represented in Fig. 2.48 and Fig. 2.49. Figure 2.50 
demonstrats more the modification in the maximum current amplitude and DC-link 
voltage ripples when generating the current references using case 4 compared to 
case 2. The maximum current the converter switches should be able to hold is 
reduced to 3.65 p.u., which happens at 30% dip type “ D” . The maximum DC 
voltage ripple is just about 2.5% peak-to-peak and it occurs at 30% magnitude of dip 
type “ F” . This means that the required rating of the converter system is reduced in 
case 4 and also the performance of the system is improved compared to case 2.  
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Fig. 2.48 Maximum grid currents and DC voltage ripples for different unbalanced dip 
types and magnitudes between 0.3 and 0.9 for case 4. 
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Fig. 2.49 Maximum grid current (upper plots) and DC voltage ripple (lower plots). 
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Fig. 2.50 Maximum grid currents (top) and DC voltage ripples (bottom) for unbalanced 
dip types and magnitudes from 0.3 to 0.9 for case 2 (circle marked) and case 4 (asterisk 
marked). 
2.6.2 Dips with phase angle jump  
The DVCC has proven to enhance the performance, regarding maximum grid 
currents and DC voltage ripples, using the current references described in case 4. 
Hence, it is further examined considering dips with phase angle jump. The five dip 
types obtained due to using a D/Y transformer (Fig. 1.3), which are “ A” , “ C” , “ D” , 
“ F”  and “ G” , are considered with the same magnitudes reported in Table 2-5.  The 
four values of the impedance angle α specified in [17], which are 10o, 0, −20ο and 
−60ο, are applied. Dip type “ A”  of magnitude 70% is represented in Fig. 2.51, while 
40% dip types “ C”  and “ D”  and 55% dip types “ F”  and “ G”  are presented in Fig. 
2.52, Fig. 2.53, Fig. 2.54, and Fig. 2.55 respectively. It seems that for these specific 
magnitudes the performance of the system, considering maximum grid currents and 
DC voltage ripples, is not much affected using different impedance angles. Only the 
transient overshoot and settling time in the DC voltage ripples is bigger in case of 
60α = −

.  
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Fig. 2.51 Grid currents and DC link voltage for 70% dip type “ A”  with different 
impedance angles. 
 
 
 
 
 
 
 
 Chapter 2 Grid-Connected Voltage Source Converter with L-filter Interface 
 
56
0.05 0.1 0.15 0.2 0.25 0.3
−3
−2
−1
0
1
2
3
gr
id
cu
rr
e
n
ts
 in
 p
u
0.05 0.1 0.15 0.2 0.25 0.3
0.5
0.6
0.7
0.8
0.9
1
1.1
u
dc
 
α = 10ο 
0.05 0.1 0.15 0.2 0.25 0.3
−3
−2
−1
0
1
2
3
gr
id
cu
rr
e
n
ts
 in
 p
u
0.05 0.1 0.15 0.2 0.25 0.3
0.5
0.6
0.7
0.8
0.9
1
1.1
u
dc
 
α = 0ο 
0.05 0.1 0.15 0.2 0.25 0.3
−3
−2
−1
0
1
2
3
gr
id
cu
rr
e
n
ts
 in
 p
u
0.05 0.1 0.15 0.2 0.25 0.3
0.5
0.6
0.7
0.8
0.9
1
1.1
u
dc
 
α = −20ο 
0.05 0.1 0.15 0.2 0.25 0.3
−3
−2
−1
0
1
2
3
gr
id
cu
rr
e
n
ts
 in
 p
u
0.05 0.1 0.15 0.2 0.25 0.3
0.5
0.6
0.7
0.8
0.9
1
1.1
u
dc
 
α = −60ο 
Fig. 2.52 Grid currents and DC link voltage for 40% dip type “ C”  with different 
impedance angles. 
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Fig. 2.53 Grid currents and DC link voltage for 40% dip type “ D”  with different 
impedance angles. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Chapter 2 Grid-Connected Voltage Source Converter with L-filter Interface 
 
58
0.05 0.1 0.15 0.2 0.25 0.3
−3
−2
−1
0
1
2
3
gr
id
cu
rr
e
n
ts
 in
 p
u
0.05 0.1 0.15 0.2 0.25 0.3
0.5
0.6
0.7
0.8
0.9
1
1.1
u
dc
 
α = 10ο 
0.05 0.1 0.15 0.2 0.25 0.3
−3
−2
−1
0
1
2
3
gr
id
cu
rr
e
n
ts
 in
 p
u
0.05 0.1 0.15 0.2 0.25 0.3
0.5
0.6
0.7
0.8
0.9
1
1.1
u
dc
 
α = 0 
0.05 0.1 0.15 0.2 0.25 0.3
−3
−2
−1
0
1
2
3
gr
id
cu
rr
e
n
ts
 in
 p
u
0.05 0.1 0.15 0.2 0.25 0.3
0.5
0.6
0.7
0.8
0.9
1
1.1
u
dc
 
α = −20ο 
0.05 0.1 0.15 0.2 0.25 0.3
−3
−2
−1
0
1
2
3
gr
id
cu
rr
e
n
ts
 in
 p
u
0.05 0.1 0.15 0.2 0.25 0.3
0.5
0.6
0.7
0.8
0.9
1
1.1
u
dc
 
α = −60ο 
 
Fig. 2.54 Grid currents and DC link voltage for 55% dip type “ F”  with different 
impedance angles. 
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Fig. 2.55 Grid currents and DC link voltage for 55% dip type “ G”  with different 
impedance angles. 
 
 
To have a better overview of the effect of dips with phase angle jump over the 
maximum currents, the maximum currents for different dip magnitudes and 
impedance angles are plotted in Fig. 2.56 for the unbalanced dips. The figure shows 
that the phase angle jump affects the maximum grid currents more in case of smaller 
dip magnitudes. Differences are very small for α = 10ο and α = −20ο while they 
seem to be significant when α = −60ο. In that case the maximum current, with 30% 
magnitude of dip type “ D” , is equal to 4.5 p.u. If the converter valves are designed 
considering the case of zero phase angle jump, they will be able to handle only 3.65 
p.u. current as mentioned previously. Hence, in case of a voltage dip with phase 
angle jump the valves might be destroyed. 
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Fig. 2.56 Effect of phase angle jump on the amplitude of phase currents for different 
unbalanced dips (for each type, dip magnitude varies from 30% to 90% going from left 
to right). 
 
2.7 Design equations for converter switches 
At the distribution level, the VSC mostly utilizes isolated gate bipolar transistors 
(IGBT’ s). An IGBT is easy to turn on and off and has low conduction and switching 
losses. The ratings of a single IGBT can be up to 1.2 kA and 3.3 kV. It has good 
switching capability (up to 100 kHz), but for very high power devices and 
applications the frequency is limited to several kHz. On the other hand, the main 
drawback is poor overcurrent capability, i.e. it cannot withstand more than the peak 
current it is designed for, even for a short period of time. 
In order to calculate the required current rating of the VSC valves to ride through 
voltage dips at the grid, the maximum current has been calculated for unbalanced 
faults. Equation (2-65) has been used to calculate the current components in dqp- 
and dqn-frame assuming no losses. Furthermore, the phase angle jump is assumed to 
be zero for simplicity, which result in zero qp- and qn-components of the grid 
voltage according to Table 1-3. The grid current is then described as: 
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where Pdc is the nominal input DC power and K is the ratio of the input power 
actually delivered to the DC link. The current components are then transformed back 
into three phase quantities in positive and negative- sequence frames and then into 
three-phase current using Park transformation. 
In case of single phase faults (dip types “ B”  and “ D” ), the maximum phase 
current (phase a) is calculated as follows: 
dc
max
dp dn
2
3
K P
I
e e
= ⋅
+
                                         (2-71) 
while for two phase faults (dip types “ C” , “ E” , “ F” , “ G” ) , the maximum phase 
current (phase b) is calculated as follows: 
( ) ( )2 2dcmax dp dn dp dn2 2
dp dn
2 1 3
3 4 4
K P
I e e e e
e e
= ⋅ − + +
−
               (2-72) 
For three phase faults (dip type “ A” ), the maximum phase current is: 
dc
max
dip
 2
.
3
K P
I
E V
=
×
               (2-73) 
 
The values of edp and edn, which are the positive and negative sequence of the d-
component of the grid voltage, are calculated using Table 1-3 for different voltage 
dips (with E is the phase-to-phase RMS grid voltage, Vdip is the dip magnitude, and 
ψ is the phase-angle jump). Note that since the dips have zero phase-angle jump, the 
d-components correspond to the magnitudes of their sequence voltages.  A 
comparison between the calculated current values and simulated ones has been 
performed for all dip types, in order to verify the analytical equations, and the results 
are shown in Fig. 2.57 to Fig. 2.63. It is worth mentioning that the simulated values 
are obtained using case 2, since that case generally induces higher currents. 
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Fig. 2.57 Maximum currents for dip type “ A” : simulated (asterisk marked) and 
calculated (circle marked). 
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Fig. 2.58 Maximum current for dip type “ B” : simulated (asterisk marked) and 
calculated (circle marked). 
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Fig. 2.59 Maximum current for dip type “ C” : simulated (asterisk marked) and 
calculated (circle marked). 
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Fig. 2.60 Maximum current for dip type “ D” : simulated (asterisk marked) and 
calculated (circle marked). 
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Fig. 2.61 Maximum current for dip type “ E” : simulated (asterisk marked) and 
calculated (circle marked). 
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Fig. 2.62 Maximum current for dip type “ F” : simulated (asterisk marked) and 
calculated (circle marked). 
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Fig. 2.63 Maximum current for dip type “ G” : simulated (asterisk marked) and 
calculated (circle marked). 
 
From the above figures, Fig. 2.57 to Fig. 2.63, it can be concluded that there is an 
over-estimation at the calculated curves but generally they show the same trend as 
the simulated ones. The maximum error occurs at 10% dip type “ B”  and equals 
7.48%. This over-estimation is probably due to the accumulated error through the 
different parts of the simulated system and most likely due to not considering the 
power dissipated in the filter ∆P in the calculated values. However, the over-
estimation is preferred in the designing stage because it gives a safety margin to the 
design values.  
The maximum calculated current, which is 4.26 p.u., occurs at 30% magnitude of 
dip type “ D” . Although being over-estimated with respect to the simulated value 
(Fig. 2.60), it is still less than the simulated case with phase angle jump (at α = −60ο 
for 30% magnitude of dip type “ D” ). This means that the case of α = −60o should be 
specifically considered if ride through capability for underground cable faults is 
desired. 
2.8 Effect of decreasing input power 
From (2-71), (2-72), and (2-73), it is obvious that there is a direct proportionality 
between the maximum current and the value of the actual input power. In other 
words, if the input power is lowered by the ratio K, the maximum value of the 
current will also be lowered by the same ratio. Simulation results plotted in Fig. 2.64 
represent the effect of lowering the input power Pin for different dip types and 
magnitudes. 
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Fig. 2.64 Effect of lowering Pin on maximum grid currents for unbalanced voltage dips 
with magnitudes from 0.3 p.u. to 0.9 p.u. in steps of 0.1. 
 
Therefore, if the converter switches have to be rated to ride through all dips with 
30% minimum magnitude, the current rating can be decreased from about 3.5 p.u. to 
3 p.u., if the input power is decreased from 90% to 70% of nominal value. 
One way to optimise the design of the switches is thus to minimize the currents 
during the fault period, which could be established by temporarily decreasing the 
input power to the system (decreasing K in (2-71), (2-72), and (2-73)) during the 
fault. If this is possible or not depends on the controllability and the response time of 
the source connected to the DC-link. However, it seems difficult to imagine a 
realistic case in which the input power could be decreased so quickly. On the other 
hand, if the DC bus is powered by a source that is stochastic in nature, e.g. wind, one 
could argue that the probability that a dip occurs when the wind turbine is producing 
full power might be very low, as the turbine often runs at much lower power. Then, 
to optimize the design it is possible to consider a lower value of the input power, 
which is delivered by the turbine, for a certain period of time. This means accepting 
a certain risk that the converter (thus the turbine) might still trip, but can lead to 
greatly reducing the size of the converter. This is investigated numerically by the 
following case study. 
2.9 Case study 
The system in Fig. 1.2 is to be implemented for a wind turbine with rated power 
180 kW, speed ωS = 42 rpm, gearbox ratio 23.75, and radius of the blades R = 11.5 
m. The mechanical efficiency of a turbine CP, which measures how efficiently the 
turbine converts the energy in the wind to electricity, has its largest value of 44% at 
a wind speed of around 9 m/s [55].  
The conversion from wind speed to mechanical power is described by: 
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( )
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P C
piρω
ω=                                                         (2-74) 
where ρ is the air density, which is set to 1.225 kg/m3. Using the given data, the 
power curve for the turbine is obtained, as in Fig. 2.65. The power is expressed in 
per unit of the rated power of the turbine. The efficiency of the electrical generator is 
set to 100%.  
The wind variation of a typical site can be described using the Weibull 
distribution, as displayed in Fig. 2.66, which shows the probability density for the 
wind speed at two sites with average speeds of 8.4 m/s and 7 m/s, respectively. The 
shape parameter for the two curves is set to 2 [56]. By integrating the probability 
density in Fig. 2.66 and combining it with the power curve in Fig. 2.65, the curve in 
Fig. 2.67 is obtained. This represents the probability that a given maximum output 
power is produced. 
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Fig. 2.65 Electrical power output of turbine versus wind speed. 
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Fig. 2.66 Weibull distribution for a site with average wind speed 8.4 m/s (dashed) and 7 
m/s (solid). 
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Fig. 2.67 Probability of output power produced by wind turbine. 
 It is assumed that it is required to keep the system on line for 80% of the time 
during a year. This means that the maximum power that can be obtained statistically 
is about 0.86 p.u. for a site with average wind speed of 8.4 m/s. For a site with 
average wind speed of 7 m/s, a maximum power of 0.61 p.u. is obtained. The 
maximum VSC currents for these two power levels for all unbalanced voltage dips 
are plotted in Fig. 2.68. 
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Fig. 2.68 Maximum grid current for unbalanced voltage dips with magnitudes 0.3 to 0.9 
p.u. with VSC input power Pin = 86% (circle marked) and 61% (asterisk marked).  
 
From Fig. 2.68 it is concluded that the converter will stay in operation in case of 
dips with magnitude higher than 80% for the first site and 50% for the second site. If 
the converter must ride through all dips starting with magnitude higher than 30%, it 
must be rated 2.4 p.u. for the first site and about 1.8 p.u. for the second site. The 
same figures can be calculated using the design equations derived previously. 
By considering the statistic character of the wind output power, it becomes clear 
that even without oversizing the converter interface, some limited ride-through 
capability is ensured. However, if a higher ride-through capability is required, some 
overrating of the VSC will be necessary. This can be limited by accepting a certain 
risk of tripping (in the given example, the risk would be 20%).  
2.10 Conclusions 
In this chapter, the main system under consideration is presented. A simple PI 
vector current controller (VCC) is implemented and its transient performance is 
examined through simulation. Some modifications are suggested and implemented 
to achieve satisfactory operation of the controller concerning computational time 
delay, saturation of reference voltage and integrator windup. Then the controller is 
examined in case of voltage dips, which is the main concern in the thesis. A simple 
PI-controller for the DC-link voltage regulator has been suggested. The output of 
this controller is a DC current signal, which is used to modify the current references 
in such a way as to force the DC voltage to follow its reference. Current harmonics 
appear during faults due to the appearance of negative sequence components caused 
by the unbalanced grid voltage. DC-link voltage ripple is also significant.   
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The dual vector current controller (DVCC) is introduced in order to improve the 
performance of the VCC in case of grid voltage imbalance. Two methods are 
demonstrated to calculate the current references used by the controller, referred to as 
case 2 and case 4. The positive and negative current references, in dq-coordinates, 
are derived from the instantaneous power flow between the grid and the VSC. This 
power flow equation contains second-order harmonic power components, called 
oscillating powers, due to the imbalance in the grid voltages. In case 2, these 
oscillating powers are forced to flow from the converter side into the filter. In case 
4, they are forced to flow from the AC grid side into the filter.  
Simulation results when implementing the DVCC using Matlab/Simulink are 
presented. Different simulations have been made for the two reference current 
generation algorithms. It has been shown that the second case, which is case 4, 
improves the system performance.  The DC voltage ripples are considerably 
smoothed out. They no longer contain 100 Hz oscillations as in case 2. The DC 
voltage is practically constant apart from the transient at the start and end of the 
voltage dip. The maximum grid current, which the converter switches should carry 
to ride through the dip, is slightly decreased.  
The effect of phase angle jump is also examined considering only case 4. It is 
concluded that the phase angle jump has more effect on voltage dips with smaller 
magnitudes, and the worst case occurs when the impedance angle α = −60ο. This 
effect is more significant for “ C”  and “ D”  dip types. The maximum current occurs 
with 30% magnitude of dip type “ D”  and is equal to 4.5 p.u., i.e. 25% more than its 
value in case of zero phase angle jump. So the effect of phase angle jump should be 
considered when designing the converter switches to ride through all dips.  
In order to calculate the required current ratings of the converter switches to ride-
through different voltage dips in the grid, design equations have been derived in case 
of zero phase angle jump. These equations give slightly over-estimated values since 
they are derived without considering the power dissipated in the filter. However, this 
over-estimation is preferred in the design stage because it gives a safety margin to 
the design values.  
The effect of decreasing the input power is examined. Temporarily decreasing the 
input power to the system during fault reduces the currents during that period, which 
could be a way to decrease the ratings of the converter valves. This, however, would 
require that the input power to the DC bus be reduced very quickly. However, it 
seems difficult to imagine a realistic case in which the input power could be 
decreased so quickly. On the other hand, if the DC bus is powered by a source that is 
stochastic in nature, e.g. wind, one could argue that the probability that a dip occurs 
when the wind turbine produces full power might be very low, as the turbine often 
runs at much lower power. Hence, by considering the statistic character of the wind 
output power, it is clear that even without oversizing the converter interface, some 
limited ride-through capability is ensured. However, if a higher ride-through 
capability is required, some overrating of the VSC will be necessary. This has been 
investigated through a case study. 
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3. Grid-Connected Voltage Source Converter with 
LCL-filter Interface 
3.1 Introduction 
Due to the PWM switching of voltage source converters (VSCs), the grid currents 
contain high-frequency harmonic components. These components can cause improper 
operation of other EMI sensitive loads on the grid [35]-[42]. Inserting LCL-filter 
between the grid and the VSC eliminates high frequency harmonics even with lower 
switching frequency [33]-[43]. Besides, smaller inductances can be used which 
improve the transient performance of the VSC [40].  
Since the LCL-filter is utilized on the grid side, instability problems could occur at 
the resonance frequency of the filter. Damping methods are extensively addressed in 
literature. In [36] a resistance is used in series with the filter capacitor to passively 
damp the resonance. This resistance increases the system losses and decreases the 
efficiency of the filter. Instead, methods to actively damp the resonance are adopted as 
in [34], [37], and [38]. In [34], a converter current controller is designed neglecting the 
filter capacitance and the active current command is generated from a DC voltage PI 
controller. A comparison between passive damping and active damping using a lead 
compensator has been carried out based on z-plane root locus and Bode plots. The 
active damping successfully reduces the resonance peak below 0 dB, ensuring the 
system stability. However it increases the algorithm complexity of the controller. In 
[38], a lead-lag compensator is applied in the feedback from the capacitor voltage. The 
converter currents and voltages are sensed and a phase shift is used in the PLL to adjust 
the angle for the dq-frame. Moreover, a comparison between none-damped, passively-
damped and proposed actively-damped systems is carried out using Bode plots. It has 
been concluded that the active damping reduces the resonant peak as effective as the 
passive damping. In [37], three cascaded controllers are used with reference grid 
current generated from a DC voltage controller. The converter current and capacitor 
voltage are predicted. Moreover, two active resistances virtually connected in series 
with the filter inductor resistances are considered in the controller dead-beat gains. 
However, the use of these resistances is not justified.  In [35], and [39] controllers with 
no damping are proposed. This has been accomplished in [35] by controlling the grid 
current instead of the converter current and the proper choice of the filter parameters. 
In [39], two control loops are used: an outer current control loop and an inner capacitor 
voltage control loop. The latter is used to stabilize the controller and in the same time 
damp the resonance. 
Other problems arising in the grid side are also studied in literature. Changes in 
different system parameters due to inaccurate measurements or any other variations 
(such as grid voltage harmonics) are studied in [33], and [37]. The effect of the 
harmonics in the grid voltage is addressed in [37], and [39]. Grid voltage imbalance is 
studied in [37]. Moreover, different methods are used for optimal design of LCL-filter 
parameters as in [34], [41], and [42]. 
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In chapter 2 an extensive study has been carried out in order to investigate the 
effect of grid voltage imbalance on the VSC system when it is connected to the grid 
through an L-filter. The dual vector current controller (DVCC) has proved to perform 
adequately with respect to the grid current and DC voltage. This controller is also 
presented in case of an LCL-filter interface in [37]. However, the DC voltage is 
considered constant, hence the reference current commands are given as constant 
values. Moreover, the controller is tested only in one case of imbalance and no further 
analysis is presented. 
In this chapter, the VSC system connected to the grid through LCL-filter is 
considered. The LCL-filter is designed and modelled. The effect of adding a resistance 
to the filter capacitor is discussed. Then, the derivation of the vector current controller 
(VCC) is presented and its dynamical response is examined. The performance in case 
of current steps and voltage imbalance is tested for the system with stiff DC link 
voltage and with regulated DC link voltage. To improve the performance in case of 
unbalanced voltage dips at the grid, the DVCC is implemented. At the end of the 
chapter, the robustness of the controller in the sense of filter parameters variation is 
tested. 
 
3.2 LCL-filter design 
The schematic diagram of the power circuit of the VSC connected to the grid 
through LCL-filter is shown in Fig. 3.1. 
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Fig. 3.1 Schematic diagram of the power circuit of VSC connected to the grid through 
LCL-filter. 
 
Assuming the grid voltage as a disturbance and neglecting R1 and R2. The transfer 
function of the filter is then I2(s) /U(s), and is calculated as follows: 
( )
( )
2 f 2 f
1
2 1 21 1 22
ff
1
( )1
U s L C sL sC
sL
L LI s
s L LsL CsC
+
= + =
+  ++  
       (3-1) 
Using the current divider rule: 
 
cc(t) 
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( ) ( ) f2 1
2
f
1
1
sC
I s I s
sL
sC
=
+
             (3-2) 
It follows that: 
( ) ( ) ( )21 2 2 f 1I s I s s L C= ⋅ +             (3-3) 
Then the transfer function becomes: 
( )
( )
2 f 1 2
2 1 2
1 2 f
1I s C L L
U s L L
s s
L L C
=  +
+  
             (3-4) 
The resonant frequency is then: 
1 2
res
1 2 f
1
2
L Lf
L L Cpi
+
=                (3-5)  
The filter parameters are chosen such that the following conditions are satisfied [36], 
[41]: 
• Neglecting the filter resistances, the voltage drop across the inductances should be 
limited to 10% during nominal operation, which agrees with the previous design 
criteria for L-filter; 
• The grid side inductance is a fraction of the converter side inductance, since the 
latter is responsible for the attenuation of most of the switching ripple; 
• The capacitive value is limited by the decrease of the power factor at rated power in 
case of idle operation of the VSC (it will be considered as less or equal 10%); 
• The resonance frequency is in the range between ten times the fundamental 
frequency and one half the switching frequency; 
• The IEC 1000-3-4 regulation states that current harmonics above 33rd should be less 
than 0.6% of the nominal current;  
• The resistances are taken as 10% of the value of the corresponding inductances. 
According to these conditions the following equations can be used: 
1 2 0.1  p.u.L L+ =                (3-6) 
2 1L r L= ⋅                  (3-7) 
where r is the ratio between the inductance on the grid side to the inductance on the 
converter side, which is less than 1. 
f 0.1     p.u.C ≤                 (3-8) 
res500 Hz 1250 Hzf〈 〈   (for sampling frequency of 5kHz )     (3-9) 
From (3-4), the gain of the system at the h harmonic is expressed as: 
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( )
( )
f 1 2
2 1 2
1 2 f
1j 0.006
j j
C L LG h
L Lh h
L L C
= ≤ +
+  
ω
ω ω
       (3-10) 
Equations (3-9) and (3-10) are used as check up conditions. Using a capacitance value 
of 0.05 p.u., (3-9) is not satisfied for different inductance ratios (r), as shown in Fig. 
3.2. Increasing the capacitance value to 0.1 p.u., a value of r = 0.4 has been chosen to 
satisfy all conditions (see Fig. 3.3 and Fig. 3.4). The LCL filter parameters are then 
calculated as reported in Table 3-1. 
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Fig. 3.2 Relation between r and the resonance frequency (upper), and r and the grid 
inductance (lower) for a filter capacitance of 5% of the base value.   
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Fig. 3.3 Relation between r and the resonance frequency (upper), and r and the grid 
inductance (lower) for a filter capacitance of 10% of the base value.   
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Fig. 3.4 Relation between r and the gain filter I2/U. 
 
Table 3-1 LCL-Filter parameters. 
Parameter p.u. Actual 
L1 0.071 0.52 mH 
R1 0.1 L1 1.6 mΩ 
L2 0.027 0.2 mH 
R2 0.1 L2 0.6 mΩ 
Cf 0.1 137.83 µF 
Note that the base impedance is Zbase=2.3Ω (as calculated in Appendix B). 
 
3.3 LCL-filter model 
After designing the LCL-filter, a model should be developed in order to analyze the 
filter performance.  
Applying KVL to the LCL-filter circuit (shown in Fig. 3.1), the following equations 
are obtained (in single phase notation): 
1 1
1 c
1 1 1
1 1di R i u u
dt L L L
−
= − +              (3-11) 
2 2
2 c
2 2 2
1 1di R i u e
dt L L L
−
= + −             (3-12)  
Applying KCL at the capacitor connection node, the following equation is obtained (in 
single phase notation): 
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1 2
f f
1 1cdu i i
dt C C
= −                (3-13)  
Transforming (3-11) through (3-13) into dq-frame, which is synchronized with the 
grid voltage as illustrated in Appendix A, and arranging them in the state-space form: 
x Ax Bu
y Cx
= +
=

                 (3-14)  
where:  
T
1d 1q 2d 2q cd cq x i i i i u u =             (3-15) 
T
d q d qu e e u u =                (3-16) 
1
1 1
1
1 1
2
2 2
2
2 2
f f
f f
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10 0 0
10 0 0
10 0 0
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1 10 0 0
R
L L
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L L
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L L
C C
C C
− −    − −
−   
−  
=  
− −  
−   
− 
−  
ω
ω
ω
ω
ω
ω
        (3-17) 
1
1
2
2
10 0 0
10 0 0
1 0 0 0
10 0 0
0 0 0 0
0 0 0 0
L
L
B
L
L
       
−
=    
−      
             (3-18) 
C is the identity matrix of dimension 6 6× , and y is the output vector which in this case 
is identical to the state vector x. 
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The frequency response from the converter voltage u to the grid current i2 is shown 
in Fig. 3.5 for both LCL-filter (parameters are in Table 3-1) and L-filter (with 
parameters: 0.73 mH and 23 mΩ). It is shown that both filters have the same response 
at low frequencies, while the LCL-filter has better performance at high frequencies 
since the harmonic attenuation increases to 60 dB/decade for LCL-filter compared to 
20 dB/decade for the L-filter. This is more visualised looking into the grid current in 
case of implementing each filter (see Fig. 3.6).  
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Fig. 3.5 Frequency response from converter voltage to grid current for L-filter (dash-
dotted) and LCL-filter (solid). 
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Fig. 3.6 Phase current on the grid side: L-filter interface (left) and LCL-filter interface 
(right). 
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The drawback of the LCL-filter interface is its peak gain at the resonance frequency, 
which implies an oscillatory behaviour and consequently controller instability. This 
resonant peak can be damped either passively (using a resistor in series with the filter 
capacitor), or actively by modifying the controller algorithm. 
3.4 Passively damped-LCL filter 
Adding a damping resistance Rd in series with the filter capacitor will damp the 
resonant peak (as shown in Fig. 3.7). However the system losses are increased and 
high-frequency attenuation efficiency of the filter is decreased, as explained by the 
decreasing slop of the gain at higher frequencies that approaches the slope in case of L-
filter. Alternatively, a method to actively damp the resonance should be developed. 
This is done here by the proper design of the controller, as explained by the proceeding 
section. 
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Fig. 3.7 Frequency response of LCL-filter for different values of Rd. 
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3.5 Derivation of vector current controller (VCC) for LCL-
filter system 
To increase the stability margin and at the same time to damp oscillations at the 
resonant frequency of the LCL-filter, three cascaded controllers are applied as shown in 
Fig. 3.8. 
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Fig. 3.8 Schematic diagram of the proposed cascaded controller. 
 
The LCL-filter is described in the dq-frame as follows: 
2dq
2 2 2cdq dq 2dq 2dqj
di
u e R i L i L
dt
= + + ω +         (3-19) 
1dq
1 1 1dq cdq 1dq 1dqj
di
u u R i L i L
dt
= + + ω +          (3-20) 
cdq
f f1dq 2dq cdqj
du
i i C u C
dt
= + ω +           (3-21) 
Integrating over one sampling interval and dividing by Ts results in the average 
voltage and current during this interval. The average capacitor voltage over one 
sampling interval is then: 
 
( )
( ) ( )
( ) ( )
s s
s
s s
s s
s
s s
1 1
2dq 2dq1
cdq 1 1s s 2dq
2 22dq
1 1
j
k T k T
k T
kT kT
k T k T
kT
kT kT
e dt R i dt
u dt
T T di
L i dt L dt
dt
+ +
+
+ +
  + +  
=   
ω +   
∫ ∫
∫
∫ ∫
   (3-22) 
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( ) ( ) ( )
( ) ( )
2cdq dq 2dq
2dq2dq
2 22dq
s
, 1 , 1 , 1
( 1)
                       j , 1
u k k e k k R i k k
i k i k
L i k k L
T
+ = + + +
+ −
+ ω + +
   (3-23) 
Similarly, the average converter voltage over one sampling interval will be: 
( ) ( ) ( )
( ) ( ) ( )
1dq cdq 1dq
1dq 1dq
1 11dq
s
, 1 , 1 , 1
1
                      j , 1
u k k u k k R i k k
i k i k
L i k k L
T
+ = + + +
+ −
+ ω + +
    (3-24) 
The average converter current is also obtained as: 
( ) ( ) ( ) ( ) ( )cdq dqf f1dq 2dq cdq
s
1
, 1 , 1 j , 1 c
u k u k
i k k i k k C u k k C
T
+ −
+ = + + ω + +  
                      (3-25) 
To obtain the controller equations, the following assumptions are set: 
1. Dead-beat operation, where the actual signal equals the reference command 
after one sample. 
( ) ( )*2dq 2dq1i k i k+ =               (3-26) 
( ) ( )*1dq 1dq1i k i k+ =               (3-27) 
( ) ( )*cdq cdq1u k u k+ =               (3-28) 
2. The quantities that are required to give the desired response are equal to the 
reference values. This is referring to the quantities on the left-hand side of (3-
23) through (3-25), and can be read as follows: 
( ) ( )*cdq cdq, 1u k k u k+ =              (3-29) 
( ) ( )*1dq 1dq, 1i k k i k+ =               (3-30) 
( ) ( )*dq dq, 1u k k u k+ =               (3-31) 
 
3. The average grid voltage is constant over one sample, since the sampling 
frequency is assumed to be several orders in magnitude faster than the grid 
dynamics. 
( ) ( )dq dq, 1e k k e k+ =                (3-32) 
4. The average voltage and current values over one sample are constants: 
( ) ( )cdq cdq, 1u k k u k+ =              (3-33) 
( ) ( )2dq 2dq, 1i k k i k+ =               (3-34) 
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( ) ( )1dq 1dq, 1i k k i k+ =               (3-35) 
5. The average current related to the resistive voltage drop is equal to half the 
sum of reference and actual currents, as follows: 
( ) ( ) ( )
*
1dq 1dq
1dq , 1 2
i k i k
i k k
+
+ =            (3-36) 
( ) ( ) ( )
*
2dq 2dq
2dq , 1 2
i k i k
i k k
+
+ =            (3-37) 
Applying the previous assumptions, the controller equations in dq-frame, 
considering one sample time delay in the inner controller (P3) and integral part in the 
outer controller, are: 
( ) ( ) ( ) ( ) ( ) ( )( ) ( )* *2 2 1cdq dq 2dq 2dq 2dq idqju k e k R L i k kp i k i k u k= + + + − + ∆ω   
         (3-38) 
( ) ( ) ( ) ( ) ( )( )* *f 21dq 2dq cdq cdq cdqji k i k C u k kp u k u kω= + + −    (3-39) 
( ) ( ) ( ) ( ) ( ) ( )( )* *1 1 3dq cdq 1dq 1dq 1dqˆ1 ju k u k R L i k kp i k i kω+ = + + + −    
                     (3-40) 
where the gains kp1, kp2, and kp3 are fractions of the corresponding dead-beat gains, 
kDB1, kDB2, and kDB3, as explained by the following equations: 
2 2
1 1 DB1 1
s
f
2 2 DB2 2
s
1 1
3 3 DB3 3
s
2
2
L Rkp k k k
T
Ckp k k k
T
L Rkp k k k
T
 
= = +  
 
= =   
 
= = +  
            (3-41) 
and 
( ) ( ) ( ) ( )( )*iidq idq 2dq 2dq1u k u k k i k i k∆ + = ∆ + −        (3-42) 
where si 1
i
Tk kp
T
=  and Ti is the integral time constant. 
 Predicting the VSC current one sample ahead instead of using the delayed 
measured current in P3 compensates for the time delay. The estimated converter 
current is calculated as: 
 Chapter 3. Grid-Connected Voltage Source Converter with LCL-filter Interface 
 
82
( ) ( ) ( )( ) ( )
( ) ( )( )
*s 1
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T Ri k u k u k T i k
L L
kp i k i k
ω
 
+ = − + − −  
− −
    (3-43)  
The integrator windup and the saturation of the reference voltage have been 
compensated for in the same way as explained in Chapter 2. 
3.6 Controller dynamical analysis 
The controller described by (3-38) through (3-43) is now to be examined to 
investigate its dynamical response.  
3.6.1 No-time delay system 
Assuming ideal system with no-time delay that is introduced due to calculation 
time, the overall control system has been modelled and simulated using MatLab. First 
the controller with dead-beat gains, k1 = k2 = k3 = 1, has been examined. Although the 
controller is stable, as seen from Fig. 3.9, the dead-beat operation cannot be 
established, as can be noticed from the two poles near to the unit disc boundary and the 
transient response shown in Fig. 3.10. The voltage reference is not modified after one 
sample and then the actual grid current is not able to follow its reference during one 
sample. Moreover, the high peak in the frequency response, plotted in Fig. 3.11, 
implies oscillatory behaviour in spite of the large bandwidth (the frequency when the 
gain drops to –3 dB), which means decreased rise time. Hence, to decouple the three 
controllers and acquire better response, the controller gains are lowered as shown in 
Table 3-2. The controller is stable, as shown in Fig. 3.12, and a step response from grid 
reference current to actual current shows a fast response with no overshoot, see Fig. 
3.13. Moreover, the frequency response, shown in Fig. 3.14, shows a constant gain that 
equals 0 dB even at higher frequencies and almost the same bandwidth as in the case of 
dead-beat gains. 
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Fig. 3.9 System poles: no-time delay and dead-beat gains. 
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Fig. 3.10 Step response from d-component of grid current reference to d-component of 
actual grid current: no-time delay and dead-beat gains. 
 
Frequency (rad/sec)
Ph
as
e 
(de
g)
M
ag
ni
tu
de
 (d
B)
−15
−10
−5
0
5
10
15
101 102 103 104
−360
−270
−180
−90
0
 
Fig. 3.11 Frequency response from d-component of grid current reference to d-component 
of actual grid current: no-time delay and dead-beat gains. 
 
Table 3-2 Controller gain for no-time delay system. 
k1 0.7 
k2 0.8 
k3 1 
Ti 0.05 s 
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Fig. 3.12 System poles: no-time delay and lower gains. 
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Fig. 3.13 Step response from d-component of grid current reference to d-component of 
actual grid current: no-time delay and reduced gains. 
  
 
85
 
Frequency (rad/sec)
Ph
as
e 
(de
g)
M
ag
ni
tu
de
 (d
B)
−20
−15
−10
−5
0
5
101 102 103 104
−360
−270
−180
−90
0
 
Fig. 3.14 Frequency response from d-component of grid current reference to d-component 
of actual grid current: no-time delay and reduced gains. 
 
 
3.6.2 One sample time delay with lower gains 
If one sample time delay is considered in order to model the inherent time delay in 
practical systems, lower gains should be chosen to stabilize the system (as reported in 
Table 3-3). Although the system is stable, longer transient time and consequently 
smaller bandwidth are obtained as shown in Fig. 3.15 and Fig. 3.16.  
 
 
Table 3-3 Controller gains for one sample time delay system. 
k1 0.4 
k2 0.3 
k3 0.2 
Ti 0.05 s 
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Fig. 3.15 Step response from d-component of grid current reference to d-component of 
actual grid current: one sample time delay with lower gains. 
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Fig. 3.16 Frequency response from d-component of grid current reference to d-component 
of actual grid current: one sample time delay with lower gains. 
3.6.3 One sample time delay with Smith predictor 
The Smith predictor is implemented to compensate for the one-sample delay time in 
order to increase the controller gains as given in Table 3-4. The transient time is 
reduced, however almost the same overshoot, as in case of the system with lower gains, 
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occurs, as shown by Fig. 3.17. This overshoot is mainly due to the two poles near to the 
upper bound of the unit disc (see Fig. 3.18). These two poles (and their conjugates at 
the lower bound) are fast moving poles depending on the gain of the inner controller 
(P3). They move into the unit disc as kp3 takes values less than 30% of the dead-beat 
gain.  
Table 3-4 Controller gains 
k1 1 
k2 1 
k3 0.2 
Ti 0.05 s 
kps 0.07 
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Fig. 3.17 Step response from d-component of grid current reference to d-component of 
actual grid current: one sample time delay with Smith predictor. 
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Fig. 3.18 System poles: one sample time delay with Smith compensator. 
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3.7 Performance of stiff DC-link system 
The complete VSC system that is described in Fig. 3.1, assuming constant DC-
voltage input (stiff DC-link), is simulated using MatLab/Simulink to examine its 
performance due to steps in the reference grid current. 
3.7.1 No-time delay system 
The grid and converter current dq-components are shown in Fig. 3.19 in case of a 
step from 0 A to 50 A (0.5 p.u.) in the reference active grid current (d-component) at 
0.2 s. Since the reference reactive grid current (q-component) is kept constant at 0 A, 
the VSC will supply the reactive current that is consumed by the LCL-filter. This is a 
common operation of a DG unit, since usually it is required to keep the power factor at 
unity at the connection point to decrease the power loss in the feeder (in case of 
connection to a strong grid).  
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Fig. 3.19 Converter-current dq-components (upper) and grid-current dq-components 
(lower). 
 
3.7.2 One sample time delay and Smith predictor 
The system implementing Smith predictor to compensate for one sample time delay 
is simulated for a step from 0 A to 50 A (0.5 p.u.) in the reference active grid current 
(d-component) at 0.2 s, while the reference reactive current is constant at 0 A as shown 
in Fig. 3.20. The performance agrees with the former analysis given in Section 3.6.3, 
where the settling time is about 0.02 s (one cycle) and almost same overshoot (about 
1.2 p.u.).   
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Fig. 3.20 Converter-current dq-components (upper) and grid-current dq-components 
(lower): system with Smith predictor. 
 
3.8 Performance of stiff DC-link system in case of 
unbalanced voltage dips 
In this section the performance of the system described in Fig. 3.1, assuming 
constant DC-voltage input (stiff DC-link), is examined in case of unbalanced grid 
voltage dips. The sequence separation method explained in Section 2.5.1 is 
implemented. Moreover, the voltage dip classification given in [17] and explained in 
Section 1.4.1 is applied.  
A 40% magnitude of dip type “ C”  is applied on the grid voltage at 0.1 s for duration 
of 0.1 s, as shown by Fig. 3.21. The resulting positive and negative sequence current 
components in dq-frame are shown in Fig. 3.22. 
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Fig. 3.21 Grid voltage with 40% dip type “ C”  applied at 0.1 s for duration of 0.1 s. 
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Fig. 3.22 Positive-sequence (left) and negative-sequence (right) components of converter 
current (upper) and grid current (lower) in dq-frame: 40% dip type “ C” . 
The resulting three phase currents are unbalanced and increased both in the converter 
and grid sides as shown in Fig. 3.23. 
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Fig. 3.23 Converter current (upper) and grid current (lower): 40% dip type “ C” . 
If the stiff DC-link system is to be implemented practically, two criterions might be 
required, which are symmetrical grid current and/or symmetrical converter current, to 
meet either the grid regulation or the DG protection regulation.  Hence, the controller 
should be modified in a way to establish these two criterions. 
3.8.1 Symmetrical grid currents 
For the grid currents to be symmetrical, the negative sequence components in dq-
frame should be nullified; i.e. 2dqn 0i = . Hence, in order to compensate for the grid 
current imbalance, the converter voltage reference should be modified. The negative 
sequence equations describing the LCL-filter are derived to calculate the appropriate 
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reference voltage. The equations describing the LCL-filter in steady state and negative 
sequence frame are:  
1
1dqn 1dqn cdqn dqn
1 1 1
1 1j 0R i i u u
L L L
−
+ ω − + =         (3-44) 
2
2dqn 2dqn cdqn dqn
2 2 2
1 1j 0R i i u e
L L L
−
+ ω − + =        (3-45) 
1dqn 2dqn cdqn
f f
1 1 j 0i i u
C C
− − ω =            (3-46) 
Then, from (3-45), the following condition should be satisfied: 
cdqn dqnu e=                       (3-47) 
The reference converter current is adjusted (referring to (3-46)) as follows: 
f1dqn cdqnji C u= ω                (3-48) 
Then, the converter voltage reference in dqn-frame is adjusted (using (3-44)) as 
follows: 
( )* 2 f 1 1 fdqn cdqn cdqn1 ju u C L R C u= + ω + ω           (3-49) 
This is implemented using positive sequence grid voltage and capacitor voltage 
within the controller equations and the negative sequence capacitor voltage is fed-
forward to calculate the negative part of the converter reference voltage, as depicted in 
Fig. 3.24.  
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Fig. 3.24 Simplified block diagram of proposed controller in order to acquire balanced grid 
currents.  
Eq.(3-49) 
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  The controller shown in Fig. 3.24 has been simulated when applying a 40% voltage 
dip of type “ C”  at 0.2 s for duration of 0.1 s. The resulting negative sequence converter 
current and grid current in dq-frame are shown in Fig. 3.25. Three phase currents are 
plotted in Fig. 3.26 during the voltage dip period showing decreased and almost 
symmetrical currents due to decreased negative sequence currents. The transients at the 
start and end of the dip are mainly due to the inherent settling time of the controller, 
which has been explained in Section 3.6.3. 
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Fig. 3.25 Negative sequence converter current (upper) and grid current (lower) in dq-
frame. 
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Fig. 3.26 Converter current (upper) and grid current (lower) during 40% voltage dip of 
type “ C” . 
The negative sequence capacitor voltage is equal to the negative sequence converter 
voltage as shown in Fig. 3.27, since (3-49) is reduced to dqn cdqnu u= , which is the 
condition for balanced converter currents.  Hence, the negative sequence converter 
current is almost nullified preventing the negative sequence grid current from reaching 
zero since both currents cannot be zero at the same time, as it will be explained in the 
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next subsection. That explains the remaining negative sequence grid current during the 
voltage dip shown in Fig. 3.25. 
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Fig. 3.27 Negative sequence dq-components of capacitor voltage (upper), converter voltage 
(middle) and grid voltage (lower). 
3.8.2 Symmetrical converter currents 
To achieve symmetrical converter currents, the negative sequence of the dq-
components should be nullified, i.e. 1dqn 0i = . Substituting in (3-44) results in:  
*
dqn cdqnu u=                  (3-50) 
 Hence the controller is implemented in the positive sequence frame and the 
negative sequence capacitor voltage is fed-forward, as explained in Fig. 3.28. The 
negative sequence of the converter current is nullified while the negative sequence grid 
current is significantly reduced, as shown in Fig. 3.29. The ratio of imbalance in the 
grid current ri, which is the ratio of negative sequence current to positive sequence 
current at fundamental frequency [17], is calculated in dq-frame as 10% using the 
equation: 
2 2
2dn 2qn
i 2 2
2dp 2dn
100
i i
r
i i
+
= ×
+
              (3-51) 
The resulting three phase currents are shown in Fig. 3.30. The converter current is 
symmetrical during the dip period while the grid current is unbalanced with the ratio of 
10%. 
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Fig. 3.28 Simplified block diagram of the controller for balanced converter currents. 
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Fig. 3.29 Negative sequence of converter current in dq-frame. 
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Fig. 3.30 Three-phase converter currents. 
3.8.3 Symmetrical grid and converter currents 
Substituting 1dqn 0i =  and 2dqn 0i = in (3-45) results in *cdqn dqnu e= , and in (3-46) 
results in *cdqn 0u = . Since both conditions contradict with each other, it is not possible 
to achieve symmetrical grid and converter currents at the same time. 
3.9 More Parameters to consider 
In the derivation of VCC, as given in Section 3.5, it has been assumed that the 
average voltage and current values over one sample are constants. This assumption is 
evaluated here by introducing the two parameters ξ and δ, as follows.  
( ) ( ) ( ) ( )*cdq cdq cdq, 1 1u k k u k u k+ = ξ − ξ −         (3-52) 
( ) ( ) ( ) ( )*2dq 2dq 2dq, 1 1i k k i k i k+ = δ − δ −          (3-53) 
The controller equations are then modified as follows: 
( ) ( ) ( ) ( ) ( ) ( )( ) ( )* *2 2 1cdq dq 2dq 2dq 2dq idqju k e k R L i k kp i k i k u kω= + + + − + ∆    
   (3-54) 
( ) ( ) ( ) ( ) ( ) ( ) ( )( )* * *f 21dq 2dq 2 cdq cdq cdq1 jdqi k i k i k C u k kp u k u kδ δ ω= − − + + −
  
                       (3-55) 
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( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )( )* * *1 1 3dq cdq cdq 1dq 1dq 1dq1 1 ju k u k u k R L i k kp i k i kξ ξ ω+ = − − + + + −  
        (3-56) 
The effect of changing δ and ξ values from 1 to 0 on the system poles is examined. 
The system is stable for all ξ and δ values as shown in Fig. 3.31 and Fig. 3.32. The step 
response is also tested and depicted in Fig. 3.33 and Fig. 3.34. It is concluded that by 
changing δ the poles move slowly into a region with higher damping ratio, however the 
settling time is increased. Moreover, by changing ξ the poles move more quickly into a 
region with higher damping ratio, less settling time, and less overshoot. Hence, the 
performance of the system has been tested with δ = 1 and ξ = 0.7 and the same gains as 
in Table 3-4. An active reference current step is applied at 0.2 s, see Fig. 3.35. 
Comparing with the ideal case (δ = 1 and ξ = 1), shown in Fig. 3.20, the less overshoot 
is an obvious difference. 
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Fig. 3.31 System poles: G = 1 and [ varies from 1 to 0. 
  
 
97
−1 −0.8 −0.6 −0.4 −0.2 0 0.2 0.4 0.6 0.8 1
−1
−0.8
−0.6
−0.4
−0.2
0
0.2
0.4
0.6
0.8
1
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
pi/T
9pi/10T
4pi/5T
7pi/10T
3pi/5T
pi/2T
2pi/5T
3pi/10T
pi/5T
pi/10T
pi/T
9pi/10T
4pi/5T
7pi/10T
3pi/5T
pi/2T
2pi/5T
3pi/10T
pi/5T
pi/10T
ξ = 1 and δ = 1 → 0
 
Fig. 3.32 System poles: [ = 1 and G varies from 1 to 0. 
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Fig. 3.33 Step response in d-component of grid current due to a unit step in d-component of 
reference grid current: [ = 1 and G = 1, 0.7, and 0.5. 
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Fig. 3.34 Step response in d-component of grid current due to a unit step in d-component of 
reference grid current: G = 1 and [ = 1, 0.7, and 0.5. 
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Fig. 3.35 Converter current (upper) and grid current (lower) in dq-frame: G = 1 and [ = 0.7. 
3.10 Weak DC-link system 
The system shown in Fig. 3.1 is considered here. The current references cannot be 
taken constant, since the DC-link voltage should be regulated to a constant value. 
Hence the active current reference should be adjusted to keep the DC-voltage close to 
the nominal value while the reactive current reference can be adjusted to produce 
specific power factor (reactive power) on the grid side. 
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3.10.1 Current reference generation 
The DC-link voltage controller, which is described in Section 2.4.1, is used to 
generate the current commands for the VCC. The current references are then generated 
to keep the power balance through the system, neglecting the power loss in converter 
switches. The power at the grid side is: 
conj
2 dq 2dqS e i=                  (3-57) 
This is expanded as follows: 
( )2 d 2d q 2q q 2d d 2qjS e i e i e i e i= + + −           (3-58) 
The power at the converter side is expressed in the same way as: 
( )1 d 1d q 1q q 1d d 1qjS u i u i u i u i= + + −           (3-59) 
Applying KVL at the outer loop of the LCL-filter: 
1 1 2 2dq dq 1dq 1dq 2dq 2dqj ju e R i L i R i L i= + + ω + + ω       (3-60) 
   
Applying KCL at the capacitor connection node: 
f1dq 2dq cdqji i C u= + ω               (3-61) 
Expanding (3-59), results in: 
( ) ( )
( ) ( )
1 d 2d f cq 1d 1 1d 1 1q 2 2d 2 2q
q 2q f cd 1q 1 1q 1 1d 2 2q 2 2d     +
P e i C u i R i L i R i L i
e i C u i R i L i R i L i
= − ω + − ω + − ω
+ ω + + ω + + ω
   (3-62) 
( ) ( )
( ) ( )
1 q 2d f cq 1d 1 1q 1 1d 2 2q 2 2d
d 2q f cd 1q 1 1d 1 1q 2 2d 2 2q     
Q e i C u i R i L i R i L i
e i C u i R i L i R i L i
= − ω + + ω + + ω
− + ω − − ω + − ω
   (3-63) 
where P1 and Q1 are active and reactive powers at the converter side, respectively. 
Powers at the converter side and grid side are then related as follows: 
1 2
1 2
P P P
Q Q Q
∆     
= +     ∆    
              (3-64) 
where ∆P and ∆Q are the active and reactive powers dissipated in the filter, 
respectively. These are expressed in two terms: one as a function of the grid-side and 
converter-side currents; ( )P i∆ and ( )Q i∆ , and the second as a function of the grid 
voltage; ( )P e∆ and ( )Q e∆ . Equation (3-64) is expanded as follows, assuming no 
switching losses: 
( )
( )
( )
( )
* d q 2ddc v
2qq d1
e e i P i P eu i
i Q i Q ee eQ
        ∆ ∆
= + +        ∆ ∆−                  
       (3-65) 
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where 
( ) ( ) ( ) ( )2 21 1d 1q 2 1d 2d 1q 2q 2 1d 2q 1q 2dP i R i i R i i i i L i i i i∆ = + + + + ω − +   (3-66) 
( ) ( ) ( ) ( )2 22 1d 2q 1q 2d 1 1d 1q 2 1d 2d 1q 2qQ i R i i i i L i i L i i i i∆ = − + ω + + ω +   (3-67) 
( )
( )
d q f cq
q d f cd
e e C uP e
Q e e e C u
  −ω  ∆
=     ∆ − ω        
           (3-68) 
Rearranging (3-65) results in: 
1
*d q f cq2d dc v i
2q q d f cd1 i
e e C ui u i P
i e e C uQ Q
−  −ω    
− ∆
= −      
− ω
− ∆          
       (3-69) 
To achieve zero reactive power at the grid, the VSC should generate a reactive 
power Q1 that is consumed by the filter. Hence: 
( )1 cQ Q i Q= ∆ + ∆                (3-70) 
where ∆Qc is the power loss in the filter capacitor, it is calculated as: 
( )2 2c f cd cqQ C u u∆ = ω +               (3-71) 
Then, the reference currents are calculated as: 
( )
** dc v id q f cq2d
2 2* q d f cdf cd cq2q
u i Pe e C ui
e e C uC u ui
  
− ∆  −ω    = −    
−  ωω +         
      (3-72) 
3.10.2 Performance in case of unbalanced voltage dips 
The controller gains are shown in Table 3-5, when applied to the weak DC-link 
system. A 40% magnitude of dip type “ C”  is applied at the grid side at 0.2 s for 
duration of 0.1 s, as shown in Fig. 3.36. Oscillations of 100 Hz appear during the dip 
imposed on different currents and voltages, see Fig. 3.37 and Fig. 3.38. 
 
 
Table 3-5 Controller gains for weak DC and unbalanced grid voltage. 
k1 1 
k2 1 
k3 0.2 
Ti 0.01 s 
kps 0.5 
kpdc 0.4 
Tidc 0.0027s 
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Fig. 3.36 Grid currents (upper) and DC-link voltage (lower). 
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Fig. 3.37 Converter current dq-components (upper) and grid current dq-components 
(lower). 
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Fig. 3.38 Capacitor voltage d-component and reference capacitor voltage d-component. 
 
3.11 Dual vector current controller (DVCC) for LCL-filter 
system 
The DVCC presented in Section 2.5, which consists of two separate controllers for 
controlling positive and negative sequences, has been tested extensively in the previous 
chapter for the system with L-filter interface. It has proved to give the best performance 
regarding grid current control and DC-link voltage regulation compared with the VCC, 
which is implemented in the positive synchronous reference frame. Hence, the DVCC 
for the system with LCL-filter interface is implemented by transforming the controller,  
(3-38) to (3-43), into dqp- and dqn-frames (as described in Appendix A). The main aim 
is to acquire sinusoidal grid currents and smooth DC-link voltage in case of unbalanced 
voltage dips.  
 
3.11.1 Current reference generation for DVCC  
  The current references are generated in the same manner as in Section 3.10.1. The 
power at the grid side S2 is expressed as follows: 
   2 ac,2 s2,2 c2,2S S S S= + +  
where Sac is the power at the fundamental frequency, Ss2 and Sc2 are sine and cosine 
components of the power at double the fundamental frequency, which is called the 
oscillating power. The power is calculated in dqp- and dqn- frames as follows: 
( )( )conjj j j j2 dqp dqn 2dqp 2dqnt t t tS e e e e e i e iω − ω ω − ω= + +     (3-73) 
Expanding this equation leads to: 
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( )
ac,2 dp 2dp qp 2qp dn 2dn qn 2qn
qp 2dp dp 2qp qn 2dn dn 2qn            j
S e i e i e i e i
e i e i e i e i
= + + +
+ − + −
            (3-74) 
( )
s2,2 dp 2qn qp 2dn dn 2qp qn 2dp
qp 2qn dp 2dn qn 2qp dn 2dp            j
S e i e i e i e i
e i e i e i e i
= − − +
+ + − −
       (3-75) 
( )
c2,2 dp 2dn qp 2qn dn 2dp qn 2qp
qp 2dn dp 2qn qn 2dp dn 2qp            j
S e i e i e i e i
e i e i e i e i
= + + +
+ − + −
       (3-76) 
 
The power at the converter side S1 is expressed in the same manner and same 
designations as: 
1 ac,1 s2,1 c2,1S S S S= + +               (3-77) 
It is calculated in dqp- and dqn- frames as follows: 
( )( )conjj j j j1 dqp dqn 1dqp 1dqnt t t tS e u e u e i e iω − ω ω − ω= + +      (3-78) 
Expanding this equation results in the following: 
( )
ac,1 dp 1dp qp 1qp dn 1dn qn 1qn
qp 1dp dp 1qp qn 1dn dn 1qn            j
S u i u i u i u i
u i u i u i u i
= + + +
+ − + −
       (3-79) 
( )
s2,1 dp 1qn qp 1dn dn 1qp qn 1dp
qp 1qn dp 1dn qn 1qp dn 1dp            j
S u i u i u i u i
u i u i u i u i
= − − +
+ + − −
       (3-80) 
( )
c2,1 dp 1dn qp 1qn dn 1dp qn 1qp
qp 1dn dp 1qn qn 1dp dn 1qp            j
S u i u i u i u i
u i u i u i u i
= + + +
+ − + −
       (3-81) 
Applying KVL to the outer loop of the LCL-filter: 
1 1 2 2dqp dqp 1dqp 1dqp 2dqp 2dqpj ju e R i L i R i L i= + + ω + + ω     (3-82) 
1 1 2 2dqn dqn 1dqn 1dqn 2dqn 2dqnj ju e R i L i R i L i= + − ω + − ω     (3-83) 
Applying KCL at the filter capacitor connection node: 
f1dqp 2dqp cdqpji i C u= + ω              (3-84) 
f1dqn 2dqn cdqnji i C u= − ω              (3-85) 
Substituting (3-82) to (3-85) in (3-79), the active power at the converter side will be: 
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( ) ( )
( ) ( )
( ) ( )
( )
ac,1 dp 2dp c cqp 1dp 1 1dp 1 1qp 2 2dp 2 2qp
qp 2qp c cdp 1qp 1 1qp 1 1dp 2 2qp 2 2dp
dn 2dn c cqn 1dn 1 1dn 1 1qn 2 2dn 2 2qn
qn 2qn c cdn 1
          +
          +
          +
P e i Y u i R i L i R i L i
e i Y u i R i L i R i L i
e i Y u i R i L i R i L i
e i Y u i
= − + − ω + − ω
+ + + ω + + ω
+ + + ω + + ω
− + ( )qn 1 1qn 1 1dn 2 2qn 2 2dnR i L i R i L i− ω + − ω
  
(3-86) 
where c fY C= ω . This reduces to: 
( )
( )
( )
ac,1 dp 2dp qp 2qp dn 2dn qn 2qn
2 2 2 2
1 1dp 1qp 1dn 1qn
2 2dp 1dp 2qp 1qp 2dn 1dn 2qn 1qn
2 2qp 1dp 2dp 1qp 2qn 1dn 2dn 1qn
c cqp dp cd
           
           
           
           
P e i e i e i e i
R i i i i
R i i i i i i i i
L i i i i i i i i
Y u e u
= + + +
+ + + +
+ + + +
+ ω − + + −
+ − +( )p qp cqn dn cdn qne u e u e+ −
     (3-87) 
which can be separated into three different parts as follows: 
( ) ( )ac,1 ac,2P P P i P e= + ∆ + ∆              
where ( )P i∆ is the active power consumed by filter inductors as a function in the grid-
side current and the converter-side current, and ( )P e∆  is the active power consumed 
by filter inductors as a function in the grid voltage and the capacitor voltage. 
In the same way, the reactive power at the converter side is calculated as: 
( )
( )
( )
ac,1 qp 2dp dp 2qp qn 2dn dn 2qn
2 2 2 2
1 1dp 1qp 1dn 1qn
2 2qp 1dp 2dp 1qp 2qn 1dn 2dn 1qn
2 2dp 1dp 2qp 1qp 2dn 1dn 2qn 1qn
c cqp qp cd
           
           
           
           
Q e i e i e i e i
L i i i i
R i i i i i i i i
L i i i i i i i i
Y u e u
= − + −
+ ω + − −
+ − + −
+ ω + − −
+ − −( )p dp cqn qn cdn dne u e u e+ +
     (3-88) 
which can be separated into three different parts, as follows: 
( ) ( )ac,1 ac,2Q Q Q i Q e= + ∆ + ∆               
       
where ( )Q i∆ is the reactive power consumed by filter inductors as a function in the 
grid-side current and the converter-side current, and ( )Q e∆ is the reactive power 
consumed by filter inductors as a function in the grid voltage and the capacitor voltage. 
The sine and cosine components of the active oscillating power are derived as: 
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( )
( )
( )
s2,1 dp 2qn qp 2dn dn 2qp qn 2dp
1 1dp 1qn 1qp 1dn
1 1qp 1qn 1dp 1dn
2 2dp 1qn 2qp 1dn 2dn 1qp 2qn 1dp
2 2qp 1qn 2dp 1dn 2qn 1qp 2dn 1d
           2
           2
           
           
P e i e i e i e i
R i i i i
L i i i i
R i i i i i i i i
L i i i i i i i i
= − − +
+ −
− ω +
+ − − +
− ω + + +( )
( )
p
c cdn dp cqn qp cdp dn cqp qn           Y u e u e u e u e+ − − − −
      (3-89) 
( ) ( )s2,1 s2,2 s2 s2P P P i P e= + ∆ + ∆          
 
( )
( )
( )
c2,1 dp 2dn qp 2qn dn 2dp qn 2qp
1 1dp 1dn 1qp 1qn
1 1dp 1qn 1dn 1qp
2 2dp 1dn 2qp 1qn 2dn 1dp 2qn 1qp
2 2qp 1dn 2dp 1qn 2qn 1dp 2dn 1
           2
           2
           
           
P e i e i e i e i
R i i i i
L i i i i
R i i i i i i i i
L i i i i i i i i
= + + +
+ +
+ ω −
+ + + +
+ ω − + + −( )
( )
qp
c cqn dp cdn qp cqp dn cdp qn           Y u e u e u e u e+ − − +
     (3-90) 
( ) ( )c2,1 c2,2 c2 c2P P P i P e= + ∆ + ∆            
Expressing (3-87) to (3-90) in matrix form will result in: 
( )
( )
( )
( )
dp qp dn qn 2dpac,1
qp dp qn dn 2qpac,1
s2,1 2 qn dn qp dp 2dn
c2,1 2 2qndn qn dp qp
dp qp dn qn
qp dp qn
                         
s
c
e e e e iP P i
e e e e iQ Q i
P P i e e e e i
P P i ie e e e
e e e e
e e e
    − ∆     
− −
− ∆     
=     
− ∆ − −      
− ∆       
− −
+
cqp
dn cdp
c
qn dn qp dp cqn
dn qn dp qp cdn
u
e u
Y
e e e e u
e e e e u
  −          
− −      
−  
    (3-91) 
 
The current references are then calculated using the following matrix: 
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( )
( )
( )
( )
* 1
2dp dp qp dn qn cqpac,1
*
qp dp qn dn cdp2qp ac,1
c
* s2,1 2qn dn qp dp cqn2dn
c2,1 2* dn qn dp qp cdn2qn
s
c
i e e e e uP P i
e e e e ui Q Q i
Y
P P ie e e e ui
P P ie e e e ui
−    −  − ∆       
− −
− ∆      = −      − ∆− −       
− ∆   
−       
  
(3-92) 
The oscillating power, which is consumed by the filter inductors, is compensated by the 
power flow from the VSC side. Hence: 
( )s2,1 s2P P i= ∆                 (3-93) 
    
( )c2,1 c2P P i= ∆                   (3-94) 
Moreover, the active power at the VSC side is assumed to be equal to the power at the 
DC side of the converter.  
* *
ac,1 dc vP u i=                  (3-95)  
To achieve zero reactive power at the grid, Qac,1 should supply the reactive power 
consumed by the filter. Hence: 
( )ac,1 cQ Q i Q= ∆ + ∆               (3-96) 
where ∆Qc is the power loss in the filter capacitor, which is calculated as: 
( )2 2 2 2c f cdp cqp cdn cqnQ C u u u u∆ = ω + + +         
 
3.11.2 Performance in case of unbalanced voltage dips 
The DVCC controller gains are reported in Table 3-6. A 40% magnitude of dip type 
“ C”  is applied at the grid side. The dip starts at 0.1 s and ends at 0.2 s as shown in Fig. 
3.39. The grid current is sinusoidal and the DC-link voltage is almost constant. The 
transient at the start and end of the dip is due to the inherent settling time (about one 
cycle) due to the reduced gain in the inner controller as explained before in 
Section 3.6.3. Compared to the system with L-filter interface (Fig. 2.45), the grid 
currents are almost the same, however the DC-link voltage transients, at the start and 
end of the dip, are reduced. 
 
Table 3-6 DVCC Controller constants. 
k1 1 
k2 0.9 
k3 0.2 
kps 0.4 
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Fig. 3.39 Grid currents (upper) and DC voltage (lower) for 40% magnitude of dip type “ C” . 
 
The effect of all unbalanced dips (see the dips classification reported in Section 
1.4.1), with various magnitudes, on the maximum grid current and DC voltage ripples 
(in the middle of the dip period) is presented in Fig. 3.40. The base for per unit currents 
is the maximum of the nominal current of the converter. Compared with the case of L-
filter interface system (shown in Fig. 2.48 with a current base value equal to the rms of 
the nominal current), the currents are almost the same while the DC voltage ripples are 
slightly increased but still in acceptable range. This is mainly due to the part of the 
oscillating power consumed by the filter capacitor and not compensated for in the 
generated reference currents. 
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Fig. 3.40 Maximum grid currents (upper) and DC voltage ripples (lower) for different 
unbalanced dip types and magnitudes from 0.3 to 0.9. 
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3.12 Controller with predicted capacitor voltage 
Compared to the system with L-filter interface, the number of sensors 
(measurements) is increased when implementing LCL-filter interface. Hence in order 
to reduce the system, the prediction of measured signals is proposed. 
Consider a state-space system described as: 
( ) ( ) ( )
( ) ( )
1x k Gx k Hu k
y k Cx k
+ = +
=
             (3-97) 
The system is completely observable if the following condition is satisfied [43]: 
1
rank
n
C
CG
n
CG −
   
=    
#
                   (3-98) 
where n is the number of states, and the rank is defined as the number of linearly 
independent columns or rows of a matrix. This condition is satisfied for the LCL-filter 
model described in (3-14). Hence, all states can be observed regardless of whether 
some state variables are available for measurement. This is called full order state 
observation. Observation of only immeasurable state variables is referred to as 
minimum order state observation. If it is needed to observe the immeasurable states 
plus some of the measurable state variables, this is called reduced order state 
observation [43]. 
Since the VSC side current is predicted within the controller using Smith predictor 
and the grid current should be measured to be used in protection equipment, reduced 
order state observer is implemented to predict the capacitor voltage. The controller is 
modified as depicted in Fig. 3.41. 
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Fig. 3.41 Proposed controller with estimated capacitor voltage. 
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The controller equations are: 
( ) ( ) ( ) ( ) ( ) ( )( ) ( )* *2 2 1cdq dq 2dq 2dq 2dq idqju k e k R L i k kp i k i k u k= + + ω + − + ∆    
  
                      (3-99)  
( ) ( ) ( ) ( ) ( )( )* *f 21dq 2dq cdq cdq cdqˆ ˆji k i k C u k kp u k u kω= + + −
         
(3-100) 
( ) ( ) ( ) ( ) ( ) ( )( )* *1 1 3dq cdq 1dq 1dq 1dqˆˆ1 j 1u k u k R L i k kp i k i kω+ = + + + − −
      
                      
(3-101)
                     
      
( ) ( ) ( )( ) ( ) ( ) ( )( )*s 1 s s1dq dq cdq 1dq 1dq 1dq
1 1
ˆ ˆ ˆˆ1 1 jT Ri k u k u k T i k kp i k i k
L L
ω
 
+ = − + − − + −        
         (3-102) 
Note that all gains are defined as in Table 3-5. 
The observer equations are: 
( ) ( ) ( )
( ) ( ) ( )( )
s 2 s
2dq cdq dq 2dq
2 2
s ec2dq 2dq 2dq
ˆ ˆ
ˆ1 1
ˆ ˆ
                       j
T R T
i k u e i k
L L
T i k k i k i k
 
+ = − + −  
− ω + −
     (3-103) 
( ) ( ) ( ) ( ) ( )s s scdq cdq 1dq 2dq cdq
f f
ˆ
ˆ ˆ ˆ1 jT Tu k u k i k i k T u k
C C
+ = + − − ω   (3-104) 
where kec is the observer gain that is introduced to compensate for any differences 
between the model and the actual system. 
 
3.13 Controller robustness 
If the LCL-filter parameters are over/under-estimated, their values in the controller 
will be different from their actual values. In that case, the controller may become 
instable.  
To analyse the effect of variations in the filter parameters, it is assumed that the 
values in Table 3-1 are the actual values while the estimated parameter values that are 
used in the controller are: 
2 1 2
ˆL L= Λ ⋅                   (3-105) 
2 2 2
ˆR R= Λ ⋅                       (3-106) 
1 3 1ˆL L= Λ ⋅                  (3-107)  
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1 4 1
ˆR R= Λ ⋅                  (3-108)  
f 5 f
ˆC C= Λ ⋅                  (3-109) 
  
where the hat stands for the estimated values of the corresponding parameter and Λ1, 
Λ2, Λ3, Λ4, and Λ5 are the ratios of estimated to actual values. 
The analysis shows that the system is stable for overestimated grid-side inductor 
values (L2) as shown in Fig. 3.42, where the arrows show the direction of pole 
movement. However, the poles slowly move inside the unit circle starting from 50% 
underestimated values of L2 as shown in Fig. 3.43.  
The system slowly moves into instability starting from 130% of converter-side 
inductor value (L1) due to the movement of the poles assigned by the arrows in Fig. 
3.44, while the poles are moving inside the unit circle for underestimated values (see 
Fig. 3.45). 
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Fig. 3.42 Effect of overestimation in L2: /1 varies from 100% to 200%. 
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Fig. 3.43 Effect of underestimation in L2: /1 varies from 50% to 90%. 
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Fig. 3.44 Effect of overestimation in L1: /3 varies from 100% to 120%. 
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Fig. 3.45 Effect of underestimation in L1: /3 varies from 10% to 90%. 
 
The resistances R2 and R1 have almost no-effect on the pole locations for a wide 
range of under/over- estimated values. Moreover, the system is stable for overestimated 
values of filter capacitance (Cf) and the poles are moving slowly as shown in Fig. 3.46. 
Underestimation of Cf has a negligible effect on the pole locations, as shown in Fig. 
3.47. In conclusion, the underestimated L2 values (less than 50%) and overestimated L1 
values (more than 120%) leads the system to instability, while the change in R1, R2, and 
Cf does not affect the stability within the tested range (10% - 200%). 
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Fig. 3.46 Effect of overestimation in Cf: /5 varies from 100% to 200%. 
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Fig. 3.47 Effect of underestimation in Cf: /5 varies from 10% to 90%. 
3.14 Conclusions 
In this chapter, the voltage source converter (VSC) connected to the grid through 
LCL-filter is considered. The LCL-filter is designed and modelled. The drawback of 
using an LCL-filter is the high peak gain realized at the resonance frequency. This gain 
may be damped passively, by adding a resistance to the filter capacitor, or actively by 
modifying the controller algorithm. Although, the passive damping is easy to 
implement, it has been shown that it reduces the filter efficiency at high frequencies.  
Then, a cascaded vector current controller (VCC) is derived to increase the stability 
margin and damp the filter resonance.  The performance in case of current steps and 
voltage imbalance is tested for the system with stiff DC-link voltage and with regulated 
DC-link voltage. If the system with stiff DC-link voltage is to be implemented 
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practically, two criterions have been suggested to modify the VCC depending on either 
the grid regulation or the distributed generation (DG) protection regulation. Hence, two 
controllers are proposed: one to produce symmetrical grid currents and the second to 
produce symmetrical converter currents. It has been shown that it is not possible to 
control both grid and converter currents to be symmetrical simultaneously. However, 
controlling the converter current reduces the ratio of imbalance in the grid current.  
To improve the performance in case of unbalanced voltage dips at the grid for the 
system with weak DC-link voltage, the dual vector current controller (DVCC) is 
implemented. The grid current commands are derived based on the instantaneous 
power flow through the system. The power loss in the VSC is neglected and the 
oscillating power, which is the power at double the fundamental frequency produced 
due to unbalanced faults, is considered to be supplied from the VSC side. The 
performance of DVCC is evaluated by calculating the maximum current and peak-to-
peak DC-link voltage ripples during all types of unbalanced faults. 
Compared to the system with L-filter interface, the number of sensors 
(measurements) is increased implementing LCL-filter interface. Hence in order to 
reduce the system, the prediction of measured signals is proposed. Since the converter 
side current is predicted within the controller using Smith predictor and the grid current 
should be measured to be used in protection equipment, reduced order state observer is 
implemented to predict the capacitor voltage.  
At the end of the chapter, the robustness of the controller in the sense of filter 
parameters variation is tested. The underestimated values of the grid-side inductance 
(less than 50%) and overestimated values of the VSC-side inductance (more than 
120%) leads the system to instability, while the change in R1, R2, and Cf does not affect 
the stability within the tested range (10% - 200%). 
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4. Weak Grid Operation 
4.1 Introduction 
The term weak grid usually refers to systems where the voltage level is not constant 
as in a stiff (or strong) grid. In other words, the grid impedance is significant and has to 
be taken into account in the analysis or development tasks. Weak grids are usually 
found in remote areas where the feeders are long. The grids in these areas are usually 
designed for small loads [45]. When the design load is exceeded, the voltage level may 
become below the allowed minimum and/or the thermal capacity of the feeders will be 
exceeded. Hence, voltage regulation of long weak distribution lines is a challenging 
problem [45]-[50]. Connection of a DG system could appear as a solution to this 
problem. However, other problems may appear such as the limitation of the energy 
transfer from the DG to the grid because of the upper voltage level limit [45], [47]. To 
the best of the author’ s knowledge, not much publication has been found on this point. 
In [46] a D-STATCOM, which is a voltage source inverter (VSI) based device, is 
used to regulate and balance the voltage at the distribution bus using reactive power 
injection.  The VSI is connected to the grid through LCL-filter. The grid is modelled as 
series inductances with five distributed equal loads in between. The total load is 5 KVA 
and the load at the last section is disconnected to examine a step load change. Two 
control strategies have been compared. The first control strategy uses two cascaded 
controllers, inner current controller and an outer voltage controller. The reference 
active current for the inner controller is generated from a DC-link voltage controller, 
while the reactive reference current is generated from the outer voltage controller to 
regulate the bus voltage.  This controller shows good transient and steady state 
performance in case of load changes. However, it is not able to compensate for voltage 
imbalance. The second control strategy implements the outer controller in both positive 
and negative sequence frames to be able to compensate for voltage imbalance. 
However, the voltage regulation limits are not discussed. Moreover, the application of 
D-STATCOMs is different from the application of DGs in that they do not require 
active power transfer to/from the grid. In [47] a single phase VSI interface of a 
photovoltaic DG connected to a weak grid through LCL-filter is considered. The LCL-
filter has been chosen to increase the maximum export limit of reactive power from the 
inverter to the grid, which can be increased also by increasing the DC voltage. The 
control algorithm measures the phase of the terminal voltage using Fourier extraction 
and then computes the required inverter voltage for the desired active and reactive 
power export command. Feedback of filter states is used to provide the stability of the 
controller at higher frequencies. The control of the real and reactive power flow is done 
on a cycle-by-cycle basis. Hence, it takes several cycles for the system to settle. In [48], 
a system of variable speed wind turbine (VSWT), connected to a weak grid through 
two controllable converters with L-filter interface, is compared with a fixed speed wind 
turbine. The emphasis has been placed on the control of the converters for VSWT 
system. The VSWT-side converter applies indirect field-oriented voltage controller, 
while the grid-side converter applies a current hysteresis controller. The reference 
values for the latter controller are calculated from the measured phase voltages and the 
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reference values of the converter active and reactive powers. However, the reactive 
power reference is not considered, since the voltage compensation is out of interest. 
Voltage regulation limits are not also considered in [57], since a high DC-link voltage 
is assumed, which inherently increases these limits. 
In this chapter, a three-phase voltage source converter (VSC) is implemented as a 
front end of a distributed generation (DG) unit. The VSC is connected to a weak grid 
through an LCL-filter, to smooth out the current on the grid side. The DC-link voltage 
is considered in two ways: as a constant (or stiff) DC voltage source, and as regulated 
(or weak) DC voltage with a constant current source. The voltage regulation limits are 
calculated in both cases. The system is tested in case of a load 
connection/disconnection and balanced voltage dips. 
4.2 Weak grid model 
A laboratory network model has been used in the simulations to allow future 
comparison with the experimental work. The model represents a three-phase 400 KV 
transmission line system. It operates at 400 V with voltage scale of 1:1000 [59]. It 
consists of six identical pi sections of series inductors and shunt capacitors each 
corresponding to 150 Km. The single line diagram of the simulated scaled distribution 
network model is shown in Fig. 4.1, where only three sections are considered. The 
network parameters are given in Table 4-1. The load is chosen to match the VSC rating 
reported in Table 2-1, as it will be explained later. The system has been simulated in 
PSCAD/EMTDC. 
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Fig. 4.1 Single line diagram of simulated system. 
 
Table 4-1 Weak network parameters. 
Parameter Value 
Vs  400 V 
Rd 0.05 Ω 
Ld 2.05 mH 
Cd 46 µF 
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4.3 Voltage regulation limit 
The energy transfer from a DG unit to the grid is limited in two ways. First, due to 
the impedance of the grid, the amount of energy that can be absorbed at the point of 
common coupling (PCC) is limited [45]. This is not considered here, since the control 
of the DG energy source (e.g. wind energy) is out of interest in this thesis. Second, it is 
limited by operating limits (or rating) of the VSC system. These limits set the voltage 
regulation range that the VSC controller can achieve. Hence, they are important to be 
calculated.   
  Assuming steady state condition, the LCL-filter capacitance can be neglected. 
Hence, the equivalent reactance Xf between the point of common coupling (PCC) and 
the VSC equals the sum of the series reactances of the LCL-filter, for which values are 
given in Table 3-1. Assuming zero phase angle of the VSC voltage U, the angle of the 
PCC voltage E(PCC)  is δ, as depicted in Fig. 4.2. The power flow from the VSC to PCC 
is derived from the vector diagram shown in Fig. 4.3. 
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Fig. 4.2 Direction of power flow from VSC to PCC. 
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Fig. 4.3 Vector diagram for Fig. 4.2. 
The current flowing from the VSC is: 
( ) ( )PCC PCC
f f
sin cos
j
E U E
I
X X
δ − δ
= −           (4-1) 
The power transfer to the PCC is then: 
( ) ( )PCC PCCconj
f f
sin cos
j
E U E
S UI U
X X
δ − δ  = = +  
      (4-2) 
( ) ( )PCC
f
sinUE
P
X
δ
=               (4-3) 
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( )( )PCC
f
cos
UQ U E
X
= − δ              (4-4) 
The last equation can be read as: 
( )
22 PCC 2
f f
UEUQ P
X X
  = − −  
            (4-5) 
Since most loads are inductive, the active power P is considered constant. Hence, 
the change in the reactive power Q results in a change in the PCC voltage E(PCC).  
However, the reactive power transfer limit leads to maximum voltage regulation limit. 
Since the total apparent power of the converter is transferred as active and reactive 
powers to the PCC, the maximum reactive power flow Qmax is achieved when the active 
power is zero. In other words, Qmax is assumed to be equal to the rated converter power 
Sn. Moreover, in most DG systems the DC voltage is either constant or regulated to a 
certain value, which results in a limited converter voltage. Hence, to calculate the 
maximum limit for the voltage at PCC, (4-5) is rewritten as follows: 
( ) f maxPCC
X
E U Q
U
= −               (4-6) 
where U equals  DC
2 2
U
 for sinusoidal PWM of the VSC. The value of the reactive 
power limit Qmax in (4-6) will take a negative sign, which means that it is consumed, 
since it should compensate for load disconnection. Equation (4-6) is used also to 
calculate the minimum voltage limit by substituting Qmax with positive sign. Using the 
ratings of the VSC, the calculated voltage limit at PCC will be about 30% over/under 
the nominal value. However, this limit is higher/lower than the actual values since the 
capacitive and resistive parts of the filter are not considered in the previous analysis. 
Moreover, the active power loading will also affect this limit since it will decrease the 
consumed/supplied reactive power resulting in decreasing the voltage limit. Then, the 
way to get more reactive power or higher voltage regulation limit is to increase the DC-
voltage or reduce the impedance of the filter. 
4.4 Voltage regulation for stiff DC-link systems 
To prove the regulation limits, the VSC system with stiff DC-link voltage is 
implemented. The controller, which has been developed in Section 3.5, is tested for the 
system described in Fig. 4.1.  
Three pure inductive loads each of 10 KVA are applied at each phase at the PCC. A 
step in the reference active component of the grid-side current *2di  from 0 to 50 A (0.5 
p.u.) is applied at 0.2 s, and the load circuit breaker (CB) is disconnected at 0.4 s. The 
reactive component of the reference grid-side DG current *2qi is kept constant at 0 A. 
 An active current step leads to a step in the active power and then the voltage at the 
PCC will increase, as shown in Fig. 4.4. The disconnection of the total load will result 
in raising the PCC voltage above the nominal value. Disconnection of a part of the load 
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will result in reduced transient oscillations. This is shown in Fig. 4.5, where 2 KVA of 
the phase load is disconnected at 0.4 s. The system is stabilized within one cycle.  
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Fig. 4.4 Voltage dq-components at PCC: active current step at 0.2 s and total load 
disconnection at 0.4 s. 
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Fig. 4.5 Voltage dq-components at PCC (left) and grid-side DG current dq-components 
(right):  active current reference step at 0.2 s and 2KVA load disconnection at 0.4 s. 
 
4.4.1 Derivation of the PCC-voltage regulator 
As shown in the previous section, if the active power is assumed to be constant, the 
change in the reactive power leads to a change in the voltage at the PCC. The reactive 
power generated by the DG at the PCC, which has been derived in Section 3.10.1, is: 
( ) ( ) ( )2d 2qPCC q PCC d PCCQ e i e i= −            (4-7) 
Since the voltage oriented synchronous frame transformation sets the q-component 
of the voltage into zero, then 2qi is used to control the reactive power flow. Since 
d-component 
q-component 
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d(PCC)e is regulated, then the reactive current reference is generated to compensate the 
error in the voltage using a PI-controller, as follows:  
( ) ( ) ( ) ( ) ( )( ) ( )* *2q pv d PCC d PCC ei k k e k e k i k= − + ∆       (4-8) 
( ) ( ) ( ) ( ) ( ) ( )( )*iv d PCC d PCC1e ei k i k k e k e k∆ + = ∆ + −       (4-9) 
where  kpv : the proportional gain of the PCC-voltage regulator; 
  ∆ie : the integration part; 
kiv : the integral constant, which is calculated as 
pv s
iv
iv
k T
k
T
= ; 
Tiv : the integration time;  
Ts : the sampling time. 
The integral time for the PCC-voltage regulator Tiv is chosen to be bigger than the 
integral time of the main controller, since the voltage regulator should be slow enough 
to stabilize the system. The voltage regulator constants are calculated by try and error 
and reported in Table 4-2.  
 
Table 4-2 Voltage regulator constants. 
kpv 0.5 
Tiv 0.03 s 
Ts 200 µs 
 
 
4.4.2 Transient performance of PCC-voltage regulator 
The PCC-voltage regulator is implemented as shown in Fig. 4.6. The DC-link 
voltage regulator and current reference generation blocks are disabled to examine the 
transient performance in case of reference current steps.  
A step in the active current reference *2di  from 0 A to 50 A (0.5 p.u.) is applied at 
0.2 s, and the total load is disconnected at 0.4 s. The voltage is maintained at the 
nominal value with long transient time (about 5 cycles) in case of total load 
disconnection, as shown in Fig. 4.7. However, if only a part of the load is disconnected 
the voltage is restored in about one cycle, as shown in Fig. 4.8 for disconnection of 2 
KVA of the load in each phase. 
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Fig. 4.6 Schematic diagram of controller for weak grid. 
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Fig. 4.7 Voltage dq-components at the PCC: active current step at 0.2 s and total load 
disconnection at 0.4 s. 
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Fig. 4.8 Voltage dq-components at PCC (left) and grid-side DG current dq-components 
(right): active current step at 0.2 s and 2 KVA load disconnection at 0.4 s. 
4.5 Voltage compensation for weak DC-link systems 
In weak DC-link systems, the active power flow is controlled to maintain the DC-
link voltage constant and equal to the reference value. This is done by generating an 
active current reference command that adjusts the reference converter voltage in such a 
way to maintain the required DC-link voltage. In other words, the DC regulator 
contributes to the PCC voltage compensation by changing the active power. However, 
the voltage regulation limits are significantly reduced. Equation (4-5) can be rewritten 
as follows: 
( )
22
2f
f
PCC
X UE P Q
U X
 
= + −   
           (4-10) 
where the reactive power is 2 2nQ S P= − , assuming no harmonics. 
The maximum limit for the voltage at the PCC will occur in case of load 
disconnection where the reactive power Q must be consumed by the DG and then it 
will take a negative sign. On the other hand, the minimum limit for the voltage at the 
PCC will occur in case of load connection where the reactive power Q must be 
supplied to the PCC and then it will take a positive sign. The voltage limits are then 
calculated for dcP P= , where dcP is the active power required to keep the DC-link 
voltage equal to the reference command. These limits are calculated as about 4% 
above/under the nominal value. Hence, the disconnected/connected load that the VSC 
controller can compensate for, in case of VSC with weak DC-link, is much less than 
the case of VSC with stiff DC-link.  
The voltage regulator then calculates the required reactive power. The time constant 
of the voltage regulator is chosen to be longer than the time constant of the DC 
regulator to decouple their operation. Gains for both regulators are reported in Table 
4-3.  
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Table 4-3 DC regulator and voltage regulator constants. 
kpdc DC regulator proportional gain 0.6 
Tidc DC regulator integration time 0.04 s 
kpv Voltage regulator proportional gain 0.5 
Tiv Voltage regulator integration time 0.05 s 
 
4.5.1 Load disconnection 
The VSC with weak DC-link is examined in case of 2 KVA load disconnection in 
each phase at 0.4 s. The DC-link voltage, shown in Fig. 4.9, is maintained at its 
reference value and the PCC voltage is regulated to the nominal value, as shown in Fig. 
4.10. The transient time, which is about one cycle, is mainly due to the inherent 
transient time of the main controller, as explained in Section 3.6.3.   
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Fig. 4.9 Grid-side current of the VSC (upper) and DC-link voltage (lower): load is 
disconnected at 0.4 s. 
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Fig. 4.10 PCC voltage dq-components (left) and reference grid-side current (right). 
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4.5.2 Balanced voltage dips  
The application of balanced voltage dips at the point of common coupling (PCC) 
has the same effect on the PCC voltage as the case of connection and then 
disconnection of three phase balanced loads. 
Since the lower voltage limit for systems with stiff DC-link is 30% as mentioned 
before, the system should be able to mitigate dips starting from 70% and higher at the 
PCC. Applying a 70% magnitude of dip type “ A”  at 0.4 s for duration of 0.1 s at the 
strong grid source results in about 50% dip at the PCC, as shown in Fig. 4.11, in case 
of deactivated PCC voltage regulator. Then, 89% magnitude of dip type “ A”  is applied 
at the strong grid, which results in about 70% remaining voltage at the PCC during the 
dip as shown in Fig. 4.12. As shown in the same figure, the voltage is successfully 
regulated, however a long rise time inherently exists due to the choice of large 
compensator time constant to decouple the operation of different controllers.   
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Fig. 4.11 Voltage at PCC (solid) and voltage at the strong grid (dash-dotted) d-component 
for 70% balanced dip at the strong grid (stiff DC-link) with no-Compensation. 
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Fig. 4.12 Voltage at PCC (solid) and voltage at the strong grid (dash-dotted) d-component 
for 89% balanced dip at the strong grid (stiff DC-link) with: no-Compensation (left) and 
voltage compensation (right). 
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For weak DC-link systems, the lower voltage limit is 4% as explained before. The 
system is tested with 89% magnitude of dip type “ A” , as shown in Fig. 4.13, and 96% 
magnitude of dip type “ A” , as shown in Fig. 4.14, at the strong grid. The controller is 
capable of maintaining the voltage for both cases, however the same long transient time 
holds. 
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Fig. 4.13 Balanced dip of magnitude 89% at the strong grid (weak DC-link system): voltage 
dq-component at PCC (left), reference currents dq-component and DC-link voltage (right). 
 
0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
−0.1
0
0.1
0.2
0.3
0.4
e d
q(P
CC
) [K
V]
Time [s]
0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65 0.7
−0.2
0
0.2
0.4
i 2d
q
*
 
[K
A]
0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65 0.7
0.5
0.55
0.6
0.65
0.7
0.75
0.8
u
dc
 
[K
V]
Time [s]
 
Fig. 4.14 Balanced dip of magnitude 96% at the strong grid (weak DC-link system): voltage 
dq-component at PCC (left), reference currents dq-component and DC-link voltage (right). 
 
4.6 Conclusions 
In this chapter, a three-phase voltage source converter (VSC) is implemented as a 
front end of a distributed generation (DG) unit. The VSC is connected to a weak grid 
through an LCL-filter, to smooth out the current on the grid side. A laboratory network 
model has been used in the simulation to allow future comparison with the 
experimental work. 
 The DC-link voltage input of the VSC is considered in two ways: as a constant (or 
stiff) DC voltage source, and as regulated (or weak) DC voltage with constant DC 
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current source. Voltage regulation limits are calculated for both cases to be: 30% of 
nominal value for the VSC with stiff DC-link voltage, and 4% for the VSC with weak 
DC-link voltage. 
A PI-controller is described for the regulation of the voltage at the point of common 
coupling (PCC). It is implemented as an outer loop for the main vector current 
controller (VCC), which has been derived in the previous chapter. The controller is 
tested in case of a load connection/disconnection and balanced voltage dips. It has been 
shown that it is capable of regulating the PCC voltage within the calculated regulation 
limits.  
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5. Conclusions and Future Work 
5.1 Introduction 
The aim of the thesis has been to investigate how the power electronics interface for 
a distributed generation (DG) unit can enhance the reliability of the electric power 
system as experienced by customers. This reliability is considered from two points of 
view: voltage dips and current harmonics. In order to realize that, a DG unit 
implementing a variable-speed wind turbine with full-scale converter interface is 
considered. Throughout the work, a voltage source converter (VSC) is implemented as 
the front end of the DG unit due to its high controllability and output power quality. 
This chapter presents the conclusions of the work and introduces some possible future 
work. 
5.2 Conclusions 
The performance of the voltage source converter (VSC) connected to the grid 
through a filter inductor (L-filter) and subject to unbalanced voltage dips has been 
treated. The dual vector current controller (DVCC) has been implemented and tested 
extensively through the simulation of all possible voltage dips that may occur at the 
converter terminals. Two methods for generation of current references for the controller 
have been implemented and compared. These methods depend on how the oscillating 
power, which is the power at double the fundamental frequency produced due to 
unbalanced faults, is compensated. In the first case, the oscillating powers are supplied 
from the DC side into the filter, while in the second case the oscillating powers are 
supplied from the grid side and dissipated in the filter. The second case has shown 
better performance (compared to the first case) regarding the grid current harmonics 
and DC-link voltage regulation. The grid currents are slightly decreased and the DC 
voltage ripple is significantly smoothed out during the transient at the beginning and 
end of the dip, and reduced practically to zero during the dip. 
The effect of dips with phase angle jump has been also examined with different dip 
types and magnitudes. For the impedance angles considered here, it can be concluded 
that there is no noticeable difference in maximum current amplitude and DC voltage 
ripple during the dip for impedance angles of α = 10ο and α = −20ο (representing dips 
generated at transmission level or distribution level with overhead lines). On the other 
hand, for α = −60ο, which represents dips originated by faults in underground cables, 
the effect of the phase angle jump is noticeable and more significant for lower dip 
magnitudes. So this effect should be taken into account when designing the converter 
circuit to ride through the smaller-magnitude voltage dips. 
 Design equations have been derived to calculate the required current rating of the 
converter switches to be able to ride through a specific dip magnitude. The designed 
current ratings are slightly over-estimated since they are derived without considering 
the power dissipated in the filter. However, this over-estimation is preferred in the 
design stage because it gives a safety margin to the design values. 
The effect of decreasing the input power is also examined. Temporarily decreasing 
the input power to the system during fault reduces the currents during that period, 
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which could be a way to decrease the ratings of the converter valves. This, however, 
would require that the input power to the DC bus be reduced quickly. However, it 
seems difficult to realize a voltage source at which the input power can be decreased so 
quickly. On the other hand, if the DC bus is powered by a source that is stochastic in 
nature, e.g. wind, one could argue that the probability that a dip occurs when the wind 
turbine is producing full power might be very low, as the turbine often runs at much 
lower power. Hence, by considering the statistic character of the wind output power, it 
is clear that even without oversizing the converter interface, some limited ride-through 
capability is ensured. However, if a higher ride-through capability is required, some 
overrating of the VSC will be necessary. This has been investigated through a case 
study. 
An inductor-capacitor-inductor filter (LCL-filter) is then implemented, instead of the 
L-filter, to eliminate high frequency harmonics imposed on the grid side current due to 
PWM switching of the VSC. A cascaded vector current controller (VCC) is derived to 
increase the stability margin and damp the filter resonance.  The performance in case of 
current steps and voltage imbalance is tested for the system with stiff DC-link voltage 
and with regulated DC-link voltage. If the system with stiff DC-link voltage is to be 
implemented practically, two criterions have been proposed to modify the VCC 
depending on either the grid regulation or the DG protection regulation. Hence, two 
controllers are proposed: one to produce symmetrical grid currents and the second to 
produce symmetrical converter currents. It has been shown that it is not possible to 
control both grid and converter currents to be symmetrical simultaneously. However, 
controlling the converter current reduces the ratio of imbalance in the grid current.  
To improve the performance in case of unbalanced voltage dips at the grid for the 
system with weak DC-link voltage, the DVCC is implemented. The grid current 
commands are derived based on the instantaneous power flow through the system. The 
power loss in the VSC is neglected and the oscillating power, which is the power at 
double the fundamental frequency produced due to unbalanced faults, is considered to 
be supplied from the VSC side. The performance of DVCC is evaluated by calculating 
the maximum current and peak-to-peak DC-link voltage ripples during all types of 
unbalanced dips. Compared to the case of L-filter interface system, the currents are 
almost the same while the DC voltage ripples are slightly increased but still in 
acceptable range. 
The robustness of the controller in the sense of filter parameters variation is tested. 
The underestimated values of the grid-side inductance (less than 50%) and 
overestimated values of the VSC-side inductance (more than 120%) leads the system to 
instability, while the change in inductors’  resistances and filter capacitance does not 
affect the stability within the tested range (10% - 200%). 
The VSC connected to a weak grid through an LCL-filter is then considered. A 
laboratory network model has been used in the analysis to allow future comparison 
with the experimental work. The voltage regulation limits are calculated to be: 30% of 
nominal value for the VSC with stiff DC-link voltage, and 4% for the VSC with weak 
DC-link voltage, for the specified system ratings. A PI-controller is proposed for the 
regulation of the voltage at the point of common coupling (PCC). It is implemented as 
an outer control loop, while the main vector current controller (VCC) represents an 
inner control loop. The controller is tested in case of a load connection/disconnection 
and balanced voltage dips. It has been shown that it is capable of regulating the PCC 
voltage within the calculated regulation limits.  
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5.3 Future work 
The operation of a grid connected voltage source converter (VSC) through LCL-
filter in case of weak grid has been examined in case of load connection/disconnection 
and balanced voltage dips on the grid. The controller has been modified to regulate the 
voltage at the point of common coupling (PCC) in these cases. However, most dips are 
unbalanced, resulting in oscillations of double the fundamental frequency in the grid 
side current, the voltage at the PCC, and the DC-link voltage. Hence, the controller 
should be modified to eliminate these oscillations and maintain the voltage at the PCC 
equal to the nominal value. Moreover, the energy transfer from a DG unit to the grid is 
limited by the operating limits (or ratings) of the VSC system. These limits set the 
voltage regulation range that the PCC-voltage regulator can achieve, and consequently 
limit the reliability of the power system experienced by customers. Hence, it is 
important to investigate how to increase these limits without a significant increase in 
the total cost. In addition, in linear controllers, such as the controller implemented 
throughout the thesis, parameter variations, load variations, and input voltage variations 
are not considered simultaneously. This results in comparatively long transient time. 
Hence, it is important to investigate if the transient performance of the system will be 
improved by designing a non-linear controller. 
The VSC controller has been designed and verified by using simulation in 
Matlab/Simulink, for the system connected to a strong grid, and in PSCAD/EMTDC, 
for the system connected to a strong grid and a weak grid. Comparing equivalent 
simulation in both programs has been carried out showing a good agreement in the 
results. However, the simulation should be verified through experimental work to give 
more practical insight over different conclusions and validate the efficiency of the 
proposed controller.  
Moreover, a variable-speed wind turbine system with full-scale converter interface is 
considered along the thesis, where the grid-connected converter is supplied by the wind 
turbine through a diode rectifier with a capacitive DC-link. This scheme is not common 
to all energy sources used for DGs. An issue to address is if and how the same control 
techniques can be applied to the grid interface in other DG topologies. This requires 
more insight into several existing DG sources and how they are interfaced with the 
power system. Also, the response time of the DG source is of importance because it can 
limit the transient performance of the system.   
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Appendix A: Transformations for Three-phase 
Systems 
This appendix reports necessary transformations to calculate voltage vectors from 
three-phase quantities and vice versa. Expressions of voltage and current vectors both 
in the fixed and rotating reference frames are given in the general case of 
unsymmetrical three-phase quantities. 
 
A.1 Transformation of three-phase quantities into vectors 
A three-phase positive system constituted by the three quantities 1( )x t , 2 ( )x t  and 
3 ( )x t  can be transformed into a vector in a complex reference frame, usually called 
αβ-frame, by applying the transformation defined by: 
2 4j j
3 31 2 3
2( ) j ( ) ( ) ( ) e ( ) e
3
x x t x t K x t x t x t
pi pi
α β
  = + = + ⋅ + ⋅  
    (A.1) 
where the factor K  is usually taken equal to 3
2
 for ensuring power invariance 
between the two systems. Equation (A.1) can be expressed as a matrix equation: 
1
2
3
( )( ) ( )( ) ( )
x t
x t
x t
x t
x t
α
β
    
=       
23C               (A.2) 
where: 
2 1 1
3 6 6
1 10
2 2
 
− −  
=  
−  
23C             (A.3) 
The inverse transformation is given by: 
1
2
3
( ) ( )( ) ( )( )
x t
x t
x t
x t
x t
α
β
    
=       
32C               (A.4) 
where: 
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2 0
3
1 1
6 2
1 1
6 2
    
= −   
− −  
32C               (A.5) 
This holds under the assumption that the sum of the three quantities is zero. Otherwise, 
there will also be a constant (zero-sequence) component. In the latter case, (A.2) and 
(A.4) become: 
1
0 2
30
( ) ( )
( ) ( )
( )( )
x t x t
x t x t
x tx t
α
β
      
=        
23C               (A.6) 
and for the inverse transformation: 
1
2 0
3 0
( ) ( )
( ) ( )
( ) ( )
x t x t
x t x t
x t x t
α
β
     
=         
32C               (A.7) 
with the two matrixes given by: 
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and 
0
2 10
3 6
1 1 1
6 2 6
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6 2 6
    
= −   
− −   
32C             (A.9) 
 
A.2 Transformation from fixed to rotating coordinate system 
Let the vectors ( )v t  and ( )w t  rotate in the αβ-frame with the angular frequency 
( )tω  in the positive (counter-clockwise) direction. If the vector ( )w t  is taken as the d-
axis of a dq-frame that rotates in the same direction with the same angular frequency 
( )tω , both vectors ( )v t  and ( )w t  will appear as fixed vectors in that frame. The 
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components of ( )v t  in the dq-frame are thus given by the projections of the vector on 
the direction of ( )w t  and on the orthogonal direction, as illustrated in Fig.A.1. 
 
Fig.A.1. Relation between the αβ-frame and the dq-frame. 
The transformation can be written in vector form as: 
-j ( )
dq ( ) e ( )tv t v tθ αβ= ⋅               (A.10) 
with the angle ( )tθ  in Fig.A.1 given by 
0
0
( ) ( ) ( )t t d
τ
θ θ ω τ τ= + ∫               (A.11) 
and the inverse transformation is defined by the expression 
j ( )
dq( ) e ( )tv t v tθαβ = ⋅               (A.12) 
The components in the dq-frame can be determined from Fig.A.1. In matrix form, the 
transformation from the αβ-frame to the dq-frame can be written as: 
d
q
( ) ( )( ( ))( ) ( )
v t v t
t
v t v t
α
β
θ
   
= −       
R              (A.13) 
and the inverse is given by 
d
q
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v tv t
t
v tv t
α
β
θ
  
=        
R              (A.14) 
where the projection matrix is 
   


 −
= ))(cos())((sin
))((sin))(cos())((
tt
tt
t
θθ
θθ
θR
          (A.15) 
 
A.2.1 Transformations for voltage and current vectors in the dq-
system 
Suppose a symmetrical sinusoidal three-phase voltage with angular frequency ( )tω  
is transformed into a vector ( ) ( ) j ( )u t u t u tα β= +  in the αβ-frame. When transforming 
it further to the dq-frame, the q-axis in the dq-frame is normally defined as parallel to 
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the voltage vector ( )u t . This definition originates from a flux vector parallel to the d-
axis in the dq-frame. The voltage vector is proportional to the time derivative of the 
flux vector. As a consequence of the chosen reference vector, the voltage vector ( )u t  
will only contain a q-component in the dq-frame. The transformation equation for a 
current vector from the αβ-frame to the dq-frame becomes, in matrix form: 
d
q
( ) ( )
( ) ( )2
u t u t
t
u t u t
α
β
pi
ω
     
= − − ⋅             R           (A.16) 
and the inverse 
d
q
( )( )
( )( ) 2
u tu t
t
u tu t
α
β
pi
ω
    
= − ⋅         R             (A.17) 
The transformation from the αβ-frame into the dq-frame for current vectors is the same 
as for voltage vectors. 
 
A.3 Voltage vectors for unsymmetrical three-phase systems 
A.3.1 Expressions in the DE-coordinate system 
The phase voltages for a three-phase system can be written as: 
 
a a a
b b b
c c c
( ) ( ) cos( )
2( ) ( ) cos( )
3
4( ) ( ) cos( )
3
e t E t t
e t E t t
e t E t t
ω ϕ
ω pi ϕ
ω pi ϕ
= ⋅ −
= ⋅ − −
= ⋅ − −
           (A.18) 
where a ( )E t , b ( )E t  and c ( )E t  are the amplitudes of the three-phase voltages, aϕ , bϕ  
and cϕ  are the phase angles of the three-phase voltages, and ω  is the angular 
frequency of the system.  
If the amplitudes aˆ( )e t , bˆ( )e t  and cˆ( )e t  are unequal, the voltage vector can be written 
as the sum of two vectors rotating in opposite directions and interpreted as positive- 
and negative-sequence vectors: 
 
p n
j( t )
-j( t )
p n( ) e ee t E Eω ϕ ω ϕαβ
+ +
= +            (A.19) 
where pE  and nE  are the amplitudes of positive- and negative-sequence vectors, 
respectively, and the corresponding phase angles are denoted by pϕ  and nϕ . To 
determine amplitudes and phase angles of positive- and negative-sequence vectors in 
(A.19), a two-step solving technique can be used. First, the phase shifts are set to zero, 
so that the amplitudes pE  and nE  can easily be detected. In the next step, the phase 
shifts pϕ  and nϕ  are determined. 
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A.3.2 Expressions in the dqcoordinate system 
When transforming an unsymmetrical three-phase voltage into the dq-coordinate 
system, two rotating frames are used, accordingly. They are called positive and 
negative synchronous reference frames and denoted by dqp- and dqn-, respectively. 
They can be defined by the transformations: 
-j ( )
dqp ( ) e ( )te t e tθ αβ= ⋅               (A.20) 
j ( )
dqn ( ) e ( )te t e tθ αβ+= ⋅              (A.21) 
where the transformation angle ( )tθ  is locked to the positive phase sequence flux 
vector. The positive phase sequence vector in the dqp-coordinate system is expressed 
as: 
dp qp p p p pj sin( ) j cos( )e e E Eϕ ϕ+ = − +            (A.22) 
and the negative phase sequence vector in the dqn-coordinate system is given by 
dn qn n n n nj sin( ) j cos( )e e E Eϕ ϕ+ = − +           (A.23) 
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Appendix B: Per Unit Base Values 
The base values for voltage and current are equal to: 
base
base
400 V
100 A
E
I
=
=
 
The base value of the impedance is then obtained according to: 
base
base
base
2.3
3
E
Z
I
= = Ω  
The base values for the DC-link voltage and current are equal to: 
DC,base
base base
DC,base
DC,base
650 V
3
107A
U
E I
I
U
=
= =
 
 
 
 
 
 
 
 
 
 
